2003-10-16 07:53:47 +08:00
|
|
|
/*
|
2004-06-09 08:34:46 +08:00
|
|
|
* Freescale Three Speed Ethernet Controller driver
|
2003-10-16 07:53:47 +08:00
|
|
|
*
|
|
|
|
* This software may be used and distributed according to the
|
|
|
|
* terms of the GNU Public License, Version 2, incorporated
|
|
|
|
* herein by reference.
|
|
|
|
*
|
2007-04-23 15:24:28 +08:00
|
|
|
* Copyright 2004, 2007 Freescale Semiconductor, Inc.
|
2003-10-16 07:53:47 +08:00
|
|
|
* (C) Copyright 2003, Motorola, Inc.
|
|
|
|
* author Andy Fleming
|
|
|
|
*
|
|
|
|
*/
|
|
|
|
|
|
|
|
#include <config.h>
|
|
|
|
#include <common.h>
|
|
|
|
#include <malloc.h>
|
|
|
|
#include <net.h>
|
|
|
|
#include <command.h>
|
|
|
|
|
|
|
|
#if defined(CONFIG_TSEC_ENET)
|
|
|
|
#include "tsec.h"
|
2005-10-29 04:30:33 +08:00
|
|
|
#include "miiphy.h"
|
2003-10-16 07:53:47 +08:00
|
|
|
|
2006-04-01 00:32:53 +08:00
|
|
|
DECLARE_GLOBAL_DATA_PTR;
|
|
|
|
|
2005-10-29 04:30:33 +08:00
|
|
|
#define TX_BUF_CNT 2
|
2003-10-16 07:53:47 +08:00
|
|
|
|
2006-10-11 06:03:43 +08:00
|
|
|
static uint rxIdx; /* index of the current RX buffer */
|
|
|
|
static uint txIdx; /* index of the current TX buffer */
|
2003-10-16 07:53:47 +08:00
|
|
|
|
|
|
|
typedef volatile struct rtxbd {
|
|
|
|
txbd8_t txbd[TX_BUF_CNT];
|
|
|
|
rxbd8_t rxbd[PKTBUFSRX];
|
2006-10-11 06:03:43 +08:00
|
|
|
} RTXBD;
|
2003-10-16 07:53:47 +08:00
|
|
|
|
2004-06-09 08:34:46 +08:00
|
|
|
struct tsec_info_struct {
|
|
|
|
unsigned int phyaddr;
|
2005-07-26 03:05:07 +08:00
|
|
|
u32 flags;
|
2004-06-09 08:34:46 +08:00
|
|
|
unsigned int phyregidx;
|
|
|
|
};
|
|
|
|
|
|
|
|
/* The tsec_info structure contains 3 values which the
|
|
|
|
* driver uses to determine how to operate a given ethernet
|
2006-09-13 23:34:18 +08:00
|
|
|
* device. The information needed is:
|
2004-06-09 08:34:46 +08:00
|
|
|
* phyaddr - The address of the PHY which is attached to
|
2005-03-15 07:56:42 +08:00
|
|
|
* the given device.
|
2004-06-09 08:34:46 +08:00
|
|
|
*
|
2005-07-26 03:05:07 +08:00
|
|
|
* flags - This variable indicates whether the device
|
|
|
|
* supports gigabit speed ethernet, and whether it should be
|
|
|
|
* in reduced mode.
|
2004-06-09 08:34:46 +08:00
|
|
|
*
|
|
|
|
* phyregidx - This variable specifies which ethernet device
|
2005-03-15 07:56:42 +08:00
|
|
|
* controls the MII Management registers which are connected
|
2006-09-13 23:34:18 +08:00
|
|
|
* to the PHY. For now, only TSEC1 (index 0) has
|
2005-03-15 07:56:42 +08:00
|
|
|
* access to the PHYs, so all of the entries have "0".
|
2004-06-09 08:34:46 +08:00
|
|
|
*
|
|
|
|
* The values specified in the table are taken from the board's
|
|
|
|
* config file in include/configs/. When implementing a new
|
|
|
|
* board with ethernet capability, it is necessary to define:
|
2006-09-13 23:34:18 +08:00
|
|
|
* TSECn_PHY_ADDR
|
|
|
|
* TSECn_PHYIDX
|
2004-06-09 08:34:46 +08:00
|
|
|
*
|
2006-09-13 23:34:18 +08:00
|
|
|
* for n = 1,2,3, etc. And for FEC:
|
2004-06-09 08:34:46 +08:00
|
|
|
* FEC_PHY_ADDR
|
|
|
|
* FEC_PHYIDX
|
|
|
|
*/
|
|
|
|
static struct tsec_info_struct tsec_info[] = {
|
2007-08-16 09:03:25 +08:00
|
|
|
#ifdef CONFIG_TSEC1
|
|
|
|
{TSEC1_PHY_ADDR, TSEC1_FLAGS, TSEC1_PHYIDX},
|
2007-08-01 01:27:25 +08:00
|
|
|
#else
|
2006-10-11 06:03:43 +08:00
|
|
|
{0, 0, 0},
|
2004-06-09 08:34:46 +08:00
|
|
|
#endif
|
2007-08-16 09:03:25 +08:00
|
|
|
#ifdef CONFIG_TSEC2
|
|
|
|
{TSEC2_PHY_ADDR, TSEC2_FLAGS, TSEC2_PHYIDX},
|
2007-08-01 01:27:25 +08:00
|
|
|
#else
|
2006-10-11 06:03:43 +08:00
|
|
|
{0, 0, 0},
|
2004-06-09 08:34:46 +08:00
|
|
|
#endif
|
|
|
|
#ifdef CONFIG_MPC85XX_FEC
|
2007-08-16 09:03:25 +08:00
|
|
|
{FEC_PHY_ADDR, FEC_FLAGS, FEC_PHYIDX},
|
2005-03-15 07:56:42 +08:00
|
|
|
#else
|
2007-08-16 09:03:25 +08:00
|
|
|
#ifdef CONFIG_TSEC3
|
|
|
|
{TSEC3_PHY_ADDR, TSEC3_FLAGS, TSEC3_PHYIDX},
|
2006-04-27 06:58:56 +08:00
|
|
|
#else
|
2006-10-11 06:03:43 +08:00
|
|
|
{0, 0, 0},
|
2006-04-27 06:58:56 +08:00
|
|
|
#endif
|
2007-08-16 09:03:25 +08:00
|
|
|
#ifdef CONFIG_TSEC4
|
|
|
|
{TSEC4_PHY_ADDR, TSEC4_FLAGS, TSEC4_PHYIDX},
|
2006-04-27 06:58:56 +08:00
|
|
|
#else
|
2006-10-11 06:03:43 +08:00
|
|
|
{0, 0, 0},
|
2007-08-16 09:03:25 +08:00
|
|
|
#endif /* CONFIG_TSEC4 */
|
|
|
|
#endif /* CONFIG_MPC85XX_FEC */
|
2004-06-09 08:34:46 +08:00
|
|
|
};
|
|
|
|
|
2005-07-26 03:05:07 +08:00
|
|
|
#define MAXCONTROLLERS (4)
|
2004-06-09 08:34:46 +08:00
|
|
|
|
|
|
|
static int relocated = 0;
|
|
|
|
|
|
|
|
static struct tsec_private *privlist[MAXCONTROLLERS];
|
|
|
|
|
2003-10-16 07:53:47 +08:00
|
|
|
#ifdef __GNUC__
|
|
|
|
static RTXBD rtx __attribute__ ((aligned(8)));
|
|
|
|
#else
|
|
|
|
#error "rtx must be 64-bit aligned"
|
|
|
|
#endif
|
|
|
|
|
2006-10-11 06:03:43 +08:00
|
|
|
static int tsec_send(struct eth_device *dev,
|
|
|
|
volatile void *packet, int length);
|
|
|
|
static int tsec_recv(struct eth_device *dev);
|
|
|
|
static int tsec_init(struct eth_device *dev, bd_t * bd);
|
|
|
|
static void tsec_halt(struct eth_device *dev);
|
|
|
|
static void init_registers(volatile tsec_t * regs);
|
2004-06-09 08:34:46 +08:00
|
|
|
static void startup_tsec(struct eth_device *dev);
|
|
|
|
static int init_phy(struct eth_device *dev);
|
|
|
|
void write_phy_reg(struct tsec_private *priv, uint regnum, uint value);
|
|
|
|
uint read_phy_reg(struct tsec_private *priv, uint regnum);
|
2006-10-11 06:03:43 +08:00
|
|
|
struct phy_info *get_phy_info(struct eth_device *dev);
|
2004-06-09 08:34:46 +08:00
|
|
|
void phy_run_commands(struct tsec_private *priv, struct phy_cmd *cmd);
|
|
|
|
static void adjust_link(struct eth_device *dev);
|
|
|
|
static void relocate_cmds(void);
|
2007-11-18 23:36:27 +08:00
|
|
|
#if defined(CONFIG_MII) || defined(CONFIG_CMD_MII) \
|
|
|
|
&& !defined(BITBANGMII)
|
2005-10-29 04:30:33 +08:00
|
|
|
static int tsec_miiphy_write(char *devname, unsigned char addr,
|
2006-10-11 06:03:43 +08:00
|
|
|
unsigned char reg, unsigned short value);
|
2005-10-29 04:30:33 +08:00
|
|
|
static int tsec_miiphy_read(char *devname, unsigned char addr,
|
2006-10-11 06:03:43 +08:00
|
|
|
unsigned char reg, unsigned short *value);
|
2007-11-18 23:36:27 +08:00
|
|
|
#endif
|
2007-06-11 23:41:07 +08:00
|
|
|
#ifdef CONFIG_MCAST_TFTP
|
|
|
|
static int tsec_mcast_addr (struct eth_device *dev, u8 mcast_mac, u8 set);
|
|
|
|
#endif
|
2004-06-09 08:34:46 +08:00
|
|
|
|
|
|
|
/* Initialize device structure. Returns success if PHY
|
|
|
|
* initialization succeeded (i.e. if it recognizes the PHY)
|
|
|
|
*/
|
2006-10-11 06:03:43 +08:00
|
|
|
int tsec_initialize(bd_t * bis, int index, char *devname)
|
2003-10-16 07:53:47 +08:00
|
|
|
{
|
2006-10-11 06:03:43 +08:00
|
|
|
struct eth_device *dev;
|
2003-10-16 07:53:47 +08:00
|
|
|
int i;
|
2004-06-09 08:34:46 +08:00
|
|
|
struct tsec_private *priv;
|
2003-10-16 07:53:47 +08:00
|
|
|
|
2006-10-11 06:03:43 +08:00
|
|
|
dev = (struct eth_device *)malloc(sizeof *dev);
|
2003-10-16 07:53:47 +08:00
|
|
|
|
2006-10-11 06:03:43 +08:00
|
|
|
if (NULL == dev)
|
2003-10-16 07:53:47 +08:00
|
|
|
return 0;
|
|
|
|
|
|
|
|
memset(dev, 0, sizeof *dev);
|
|
|
|
|
2006-10-11 06:03:43 +08:00
|
|
|
priv = (struct tsec_private *)malloc(sizeof(*priv));
|
2004-06-09 08:34:46 +08:00
|
|
|
|
2006-10-11 06:03:43 +08:00
|
|
|
if (NULL == priv)
|
2004-06-09 08:34:46 +08:00
|
|
|
return 0;
|
|
|
|
|
|
|
|
privlist[index] = priv;
|
2006-10-11 06:03:43 +08:00
|
|
|
priv->regs = (volatile tsec_t *)(TSEC_BASE_ADDR + index * TSEC_SIZE);
|
2004-06-09 08:34:46 +08:00
|
|
|
priv->phyregs = (volatile tsec_t *)(TSEC_BASE_ADDR +
|
2006-10-11 06:03:43 +08:00
|
|
|
tsec_info[index].phyregidx *
|
|
|
|
TSEC_SIZE);
|
2004-06-09 08:34:46 +08:00
|
|
|
|
|
|
|
priv->phyaddr = tsec_info[index].phyaddr;
|
2005-07-26 03:05:07 +08:00
|
|
|
priv->flags = tsec_info[index].flags;
|
2004-06-09 08:34:46 +08:00
|
|
|
|
2005-07-26 03:05:07 +08:00
|
|
|
sprintf(dev->name, devname);
|
2003-10-16 07:53:47 +08:00
|
|
|
dev->iobase = 0;
|
2006-10-11 06:03:43 +08:00
|
|
|
dev->priv = priv;
|
|
|
|
dev->init = tsec_init;
|
|
|
|
dev->halt = tsec_halt;
|
|
|
|
dev->send = tsec_send;
|
|
|
|
dev->recv = tsec_recv;
|
2007-06-11 23:41:07 +08:00
|
|
|
#ifdef CONFIG_MCAST_TFTP
|
|
|
|
dev->mcast = tsec_mcast_addr;
|
|
|
|
#endif
|
2003-10-16 07:53:47 +08:00
|
|
|
|
|
|
|
/* Tell u-boot to get the addr from the env */
|
2006-10-11 06:03:43 +08:00
|
|
|
for (i = 0; i < 6; i++)
|
2003-10-16 07:53:47 +08:00
|
|
|
dev->enetaddr[i] = 0;
|
|
|
|
|
|
|
|
eth_register(dev);
|
|
|
|
|
2004-06-09 08:34:46 +08:00
|
|
|
/* Reset the MAC */
|
|
|
|
priv->regs->maccfg1 |= MACCFG1_SOFT_RESET;
|
|
|
|
priv->regs->maccfg1 &= ~(MACCFG1_SOFT_RESET);
|
2004-04-19 05:45:42 +08:00
|
|
|
|
2007-07-10 06:39:42 +08:00
|
|
|
#if defined(CONFIG_MII) || defined(CONFIG_CMD_MII) \
|
2005-10-29 04:30:33 +08:00
|
|
|
&& !defined(BITBANGMII)
|
|
|
|
miiphy_register(dev->name, tsec_miiphy_read, tsec_miiphy_write);
|
|
|
|
#endif
|
|
|
|
|
2004-06-09 08:34:46 +08:00
|
|
|
/* Try to initialize PHY here, and return */
|
|
|
|
return init_phy(dev);
|
2003-10-16 07:53:47 +08:00
|
|
|
}
|
|
|
|
|
|
|
|
/* Initializes data structures and registers for the controller,
|
2005-03-15 07:56:42 +08:00
|
|
|
* and brings the interface up. Returns the link status, meaning
|
2004-06-09 08:34:46 +08:00
|
|
|
* that it returns success if the link is up, failure otherwise.
|
2006-10-11 06:03:43 +08:00
|
|
|
* This allows u-boot to find the first active controller.
|
|
|
|
*/
|
|
|
|
int tsec_init(struct eth_device *dev, bd_t * bd)
|
2003-10-16 07:53:47 +08:00
|
|
|
{
|
|
|
|
uint tempval;
|
|
|
|
char tmpbuf[MAC_ADDR_LEN];
|
|
|
|
int i;
|
2004-06-09 08:34:46 +08:00
|
|
|
struct tsec_private *priv = (struct tsec_private *)dev->priv;
|
|
|
|
volatile tsec_t *regs = priv->regs;
|
2003-10-16 07:53:47 +08:00
|
|
|
|
|
|
|
/* Make sure the controller is stopped */
|
|
|
|
tsec_halt(dev);
|
|
|
|
|
2004-06-09 08:34:46 +08:00
|
|
|
/* Init MACCFG2. Defaults to GMII */
|
2003-10-16 07:53:47 +08:00
|
|
|
regs->maccfg2 = MACCFG2_INIT_SETTINGS;
|
|
|
|
|
|
|
|
/* Init ECNTRL */
|
|
|
|
regs->ecntrl = ECNTRL_INIT_SETTINGS;
|
|
|
|
|
|
|
|
/* Copy the station address into the address registers.
|
|
|
|
* Backwards, because little endian MACS are dumb */
|
2006-10-11 06:03:43 +08:00
|
|
|
for (i = 0; i < MAC_ADDR_LEN; i++) {
|
2004-06-09 08:34:46 +08:00
|
|
|
tmpbuf[MAC_ADDR_LEN - 1 - i] = dev->enetaddr[i];
|
2003-10-16 07:53:47 +08:00
|
|
|
}
|
2006-10-11 06:03:43 +08:00
|
|
|
regs->macstnaddr1 = *((uint *) (tmpbuf));
|
2003-10-16 07:53:47 +08:00
|
|
|
|
2006-10-11 06:03:43 +08:00
|
|
|
tempval = *((uint *) (tmpbuf + 4));
|
2003-10-16 07:53:47 +08:00
|
|
|
|
2005-10-13 22:45:02 +08:00
|
|
|
regs->macstnaddr2 = tempval;
|
2003-10-16 07:53:47 +08:00
|
|
|
|
|
|
|
/* reset the indices to zero */
|
|
|
|
rxIdx = 0;
|
|
|
|
txIdx = 0;
|
|
|
|
|
|
|
|
/* Clear out (for the most part) the other registers */
|
|
|
|
init_registers(regs);
|
|
|
|
|
|
|
|
/* Ready the device for tx/rx */
|
2004-06-09 08:34:46 +08:00
|
|
|
startup_tsec(dev);
|
2003-10-16 07:53:47 +08:00
|
|
|
|
2004-06-09 08:34:46 +08:00
|
|
|
/* If there's no link, fail */
|
2008-01-10 07:15:53 +08:00
|
|
|
return (priv->link ? 0 : -1);
|
2003-10-16 07:53:47 +08:00
|
|
|
|
|
|
|
}
|
|
|
|
|
2004-06-09 08:34:46 +08:00
|
|
|
/* Write value to the device's PHY through the registers
|
|
|
|
* specified in priv, modifying the register specified in regnum.
|
|
|
|
* It will wait for the write to be done (or for a timeout to
|
|
|
|
* expire) before exiting
|
|
|
|
*/
|
2008-01-16 19:40:51 +08:00
|
|
|
void write_any_phy_reg(struct tsec_private *priv, uint phyid, uint regnum, uint value)
|
2004-06-09 08:34:46 +08:00
|
|
|
{
|
|
|
|
volatile tsec_t *regbase = priv->phyregs;
|
2006-10-11 06:03:43 +08:00
|
|
|
int timeout = 1000000;
|
2004-06-09 08:34:46 +08:00
|
|
|
|
|
|
|
regbase->miimadd = (phyid << 8) | regnum;
|
|
|
|
regbase->miimcon = value;
|
2005-07-28 23:08:46 +08:00
|
|
|
asm("sync");
|
2004-06-09 08:34:46 +08:00
|
|
|
|
2006-10-11 06:03:43 +08:00
|
|
|
timeout = 1000000;
|
|
|
|
while ((regbase->miimind & MIIMIND_BUSY) && timeout--) ;
|
2004-06-09 08:34:46 +08:00
|
|
|
}
|
|
|
|
|
2008-01-16 19:40:51 +08:00
|
|
|
/* #define to provide old write_phy_reg functionality without duplicating code */
|
|
|
|
#define write_phy_reg(priv, regnum, value) write_any_phy_reg(priv,priv->phyaddr,regnum,value)
|
|
|
|
|
2004-06-09 08:34:46 +08:00
|
|
|
/* Reads register regnum on the device's PHY through the
|
2005-03-15 07:56:42 +08:00
|
|
|
* registers specified in priv. It lowers and raises the read
|
2004-06-09 08:34:46 +08:00
|
|
|
* command, and waits for the data to become valid (miimind
|
|
|
|
* notvalid bit cleared), and the bus to cease activity (miimind
|
|
|
|
* busy bit cleared), and then returns the value
|
|
|
|
*/
|
2008-01-16 19:40:51 +08:00
|
|
|
uint read_any_phy_reg(struct tsec_private *priv, uint phyid, uint regnum)
|
2003-10-16 07:53:47 +08:00
|
|
|
{
|
|
|
|
uint value;
|
2004-06-09 08:34:46 +08:00
|
|
|
volatile tsec_t *regbase = priv->phyregs;
|
2003-10-16 07:53:47 +08:00
|
|
|
|
2004-06-09 08:34:46 +08:00
|
|
|
/* Put the address of the phy, and the register
|
|
|
|
* number into MIIMADD */
|
|
|
|
regbase->miimadd = (phyid << 8) | regnum;
|
2003-10-16 07:53:47 +08:00
|
|
|
|
|
|
|
/* Clear the command register, and wait */
|
|
|
|
regbase->miimcom = 0;
|
2005-07-28 23:08:46 +08:00
|
|
|
asm("sync");
|
2003-10-16 07:53:47 +08:00
|
|
|
|
|
|
|
/* Initiate a read command, and wait */
|
|
|
|
regbase->miimcom = MIIM_READ_COMMAND;
|
2005-07-28 23:08:46 +08:00
|
|
|
asm("sync");
|
2003-10-16 07:53:47 +08:00
|
|
|
|
|
|
|
/* Wait for the the indication that the read is done */
|
2006-10-11 06:03:43 +08:00
|
|
|
while ((regbase->miimind & (MIIMIND_NOTVALID | MIIMIND_BUSY))) ;
|
2003-10-16 07:53:47 +08:00
|
|
|
|
|
|
|
/* Grab the value read from the PHY */
|
|
|
|
value = regbase->miimstat;
|
|
|
|
|
|
|
|
return value;
|
|
|
|
}
|
|
|
|
|
2008-01-16 19:40:51 +08:00
|
|
|
/* #define to provide old read_phy_reg functionality without duplicating code */
|
|
|
|
#define read_phy_reg(priv,regnum) read_any_phy_reg(priv,priv->phyaddr,regnum)
|
|
|
|
|
2004-06-09 08:34:46 +08:00
|
|
|
/* Discover which PHY is attached to the device, and configure it
|
|
|
|
* properly. If the PHY is not recognized, then return 0
|
|
|
|
* (failure). Otherwise, return 1
|
|
|
|
*/
|
|
|
|
static int init_phy(struct eth_device *dev)
|
2003-10-16 07:53:47 +08:00
|
|
|
{
|
2004-06-09 08:34:46 +08:00
|
|
|
struct tsec_private *priv = (struct tsec_private *)dev->priv;
|
|
|
|
struct phy_info *curphy;
|
2006-10-11 06:03:43 +08:00
|
|
|
volatile tsec_t *regs = (volatile tsec_t *)(TSEC_BASE_ADDR);
|
2003-10-16 07:53:47 +08:00
|
|
|
|
|
|
|
/* Assign a Physical address to the TBI */
|
2007-08-09 22:08:18 +08:00
|
|
|
regs->tbipa = CFG_TBIPA_VALUE;
|
2006-10-11 06:03:43 +08:00
|
|
|
regs = (volatile tsec_t *)(TSEC_BASE_ADDR + TSEC_SIZE);
|
2007-08-09 22:08:18 +08:00
|
|
|
regs->tbipa = CFG_TBIPA_VALUE;
|
2006-10-11 06:03:43 +08:00
|
|
|
asm("sync");
|
2005-04-05 07:43:44 +08:00
|
|
|
|
|
|
|
/* Reset MII (due to new addresses) */
|
|
|
|
priv->phyregs->miimcfg = MIIMCFG_RESET;
|
2005-07-28 23:08:46 +08:00
|
|
|
asm("sync");
|
2005-04-05 07:43:44 +08:00
|
|
|
priv->phyregs->miimcfg = MIIMCFG_INIT_VALUE;
|
2005-07-28 23:08:46 +08:00
|
|
|
asm("sync");
|
2006-10-11 06:03:43 +08:00
|
|
|
while (priv->phyregs->miimind & MIIMIND_BUSY) ;
|
2003-10-16 07:53:47 +08:00
|
|
|
|
2006-10-11 06:03:43 +08:00
|
|
|
if (0 == relocated)
|
2004-06-09 08:34:46 +08:00
|
|
|
relocate_cmds();
|
2003-10-16 07:53:47 +08:00
|
|
|
|
2004-06-09 08:34:46 +08:00
|
|
|
/* Get the cmd structure corresponding to the attached
|
|
|
|
* PHY */
|
|
|
|
curphy = get_phy_info(dev);
|
2003-10-16 07:53:47 +08:00
|
|
|
|
2006-10-27 02:38:25 +08:00
|
|
|
if (curphy == NULL) {
|
|
|
|
priv->phyinfo = NULL;
|
2004-06-09 08:34:46 +08:00
|
|
|
printf("%s: No PHY found\n", dev->name);
|
2003-10-16 07:53:47 +08:00
|
|
|
|
2004-06-09 08:34:46 +08:00
|
|
|
return 0;
|
|
|
|
}
|
2003-10-16 07:53:47 +08:00
|
|
|
|
2004-06-09 08:34:46 +08:00
|
|
|
priv->phyinfo = curphy;
|
2003-10-16 07:53:47 +08:00
|
|
|
|
2004-06-09 08:34:46 +08:00
|
|
|
phy_run_commands(priv, priv->phyinfo->config);
|
2003-10-16 07:53:47 +08:00
|
|
|
|
2004-06-09 08:34:46 +08:00
|
|
|
return 1;
|
|
|
|
}
|
2003-10-16 07:53:47 +08:00
|
|
|
|
2006-10-11 06:03:43 +08:00
|
|
|
/*
|
|
|
|
* Returns which value to write to the control register.
|
|
|
|
* For 10/100, the value is slightly different
|
|
|
|
*/
|
|
|
|
uint mii_cr_init(uint mii_reg, struct tsec_private * priv)
|
2004-06-09 08:34:46 +08:00
|
|
|
{
|
2006-10-11 06:03:43 +08:00
|
|
|
if (priv->flags & TSEC_GIGABIT)
|
2004-06-09 08:34:46 +08:00
|
|
|
return MIIM_CONTROL_INIT;
|
2003-10-16 07:53:47 +08:00
|
|
|
else
|
2004-06-09 08:34:46 +08:00
|
|
|
return MIIM_CR_INIT;
|
|
|
|
}
|
2003-10-16 07:53:47 +08:00
|
|
|
|
2004-06-09 08:34:46 +08:00
|
|
|
/* Parse the status register for link, and then do
|
2006-10-11 06:03:43 +08:00
|
|
|
* auto-negotiation
|
|
|
|
*/
|
|
|
|
uint mii_parse_sr(uint mii_reg, struct tsec_private * priv)
|
2004-06-09 08:34:46 +08:00
|
|
|
{
|
2005-09-22 00:20:22 +08:00
|
|
|
/*
|
2007-08-16 09:03:44 +08:00
|
|
|
* Wait if the link is up, and autonegotiation is in progress
|
|
|
|
* (ie - we're capable and it's not done)
|
2005-09-22 00:20:22 +08:00
|
|
|
*/
|
|
|
|
mii_reg = read_phy_reg(priv, MIIM_STATUS);
|
2007-08-16 09:03:44 +08:00
|
|
|
if ((mii_reg & MIIM_STATUS_LINK) && (mii_reg & PHY_BMSR_AUTN_ABLE)
|
2006-10-11 06:03:43 +08:00
|
|
|
&& !(mii_reg & PHY_BMSR_AUTN_COMP)) {
|
2005-09-22 00:20:22 +08:00
|
|
|
int i = 0;
|
|
|
|
|
2006-10-11 06:03:43 +08:00
|
|
|
puts("Waiting for PHY auto negotiation to complete");
|
2007-08-16 09:03:44 +08:00
|
|
|
while (!(mii_reg & PHY_BMSR_AUTN_COMP)) {
|
2005-09-22 00:20:22 +08:00
|
|
|
/*
|
|
|
|
* Timeout reached ?
|
|
|
|
*/
|
|
|
|
if (i > PHY_AUTONEGOTIATE_TIMEOUT) {
|
2006-10-11 06:03:43 +08:00
|
|
|
puts(" TIMEOUT !\n");
|
2005-09-22 00:20:22 +08:00
|
|
|
priv->link = 0;
|
2006-06-27 18:12:23 +08:00
|
|
|
return 0;
|
2005-09-22 00:20:22 +08:00
|
|
|
}
|
2003-10-16 07:53:47 +08:00
|
|
|
|
2005-09-22 00:20:22 +08:00
|
|
|
if ((i++ % 1000) == 0) {
|
2006-10-11 06:03:43 +08:00
|
|
|
putc('.');
|
2005-09-22 00:20:22 +08:00
|
|
|
}
|
2006-10-11 06:03:43 +08:00
|
|
|
udelay(1000); /* 1 ms */
|
2004-06-09 08:34:46 +08:00
|
|
|
mii_reg = read_phy_reg(priv, MIIM_STATUS);
|
2005-09-22 00:20:22 +08:00
|
|
|
}
|
2006-10-11 06:03:43 +08:00
|
|
|
puts(" done\n");
|
2005-09-22 00:20:22 +08:00
|
|
|
priv->link = 1;
|
2006-10-11 06:03:43 +08:00
|
|
|
udelay(500000); /* another 500 ms (results in faster booting) */
|
2005-09-22 00:20:22 +08:00
|
|
|
} else {
|
2007-08-16 09:03:44 +08:00
|
|
|
if (mii_reg & MIIM_STATUS_LINK)
|
|
|
|
priv->link = 1;
|
|
|
|
else
|
|
|
|
priv->link = 0;
|
2003-10-16 07:53:47 +08:00
|
|
|
}
|
|
|
|
|
2004-06-09 08:34:46 +08:00
|
|
|
return 0;
|
|
|
|
}
|
2003-10-16 07:53:47 +08:00
|
|
|
|
2007-04-21 03:34:48 +08:00
|
|
|
/* Generic function which updates the speed and duplex. If
|
|
|
|
* autonegotiation is enabled, it uses the AND of the link
|
|
|
|
* partner's advertised capabilities and our advertised
|
|
|
|
* capabilities. If autonegotiation is disabled, we use the
|
|
|
|
* appropriate bits in the control register.
|
|
|
|
*
|
|
|
|
* Stolen from Linux's mii.c and phy_device.c
|
|
|
|
*/
|
|
|
|
uint mii_parse_link(uint mii_reg, struct tsec_private *priv)
|
|
|
|
{
|
|
|
|
/* We're using autonegotiation */
|
|
|
|
if (mii_reg & PHY_BMSR_AUTN_ABLE) {
|
|
|
|
uint lpa = 0;
|
|
|
|
uint gblpa = 0;
|
|
|
|
|
|
|
|
/* Check for gigabit capability */
|
|
|
|
if (mii_reg & PHY_BMSR_EXT) {
|
|
|
|
/* We want a list of states supported by
|
|
|
|
* both PHYs in the link
|
|
|
|
*/
|
|
|
|
gblpa = read_phy_reg(priv, PHY_1000BTSR);
|
|
|
|
gblpa &= read_phy_reg(priv, PHY_1000BTCR) << 2;
|
|
|
|
}
|
|
|
|
|
|
|
|
/* Set the baseline so we only have to set them
|
|
|
|
* if they're different
|
|
|
|
*/
|
|
|
|
priv->speed = 10;
|
|
|
|
priv->duplexity = 0;
|
|
|
|
|
|
|
|
/* Check the gigabit fields */
|
|
|
|
if (gblpa & (PHY_1000BTSR_1000FD | PHY_1000BTSR_1000HD)) {
|
|
|
|
priv->speed = 1000;
|
|
|
|
|
|
|
|
if (gblpa & PHY_1000BTSR_1000FD)
|
|
|
|
priv->duplexity = 1;
|
|
|
|
|
|
|
|
/* We're done! */
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
lpa = read_phy_reg(priv, PHY_ANAR);
|
|
|
|
lpa &= read_phy_reg(priv, PHY_ANLPAR);
|
|
|
|
|
|
|
|
if (lpa & (PHY_ANLPAR_TXFD | PHY_ANLPAR_TX)) {
|
|
|
|
priv->speed = 100;
|
|
|
|
|
|
|
|
if (lpa & PHY_ANLPAR_TXFD)
|
|
|
|
priv->duplexity = 1;
|
|
|
|
|
|
|
|
} else if (lpa & PHY_ANLPAR_10FD)
|
|
|
|
priv->duplexity = 1;
|
|
|
|
} else {
|
|
|
|
uint bmcr = read_phy_reg(priv, PHY_BMCR);
|
|
|
|
|
|
|
|
priv->speed = 10;
|
|
|
|
priv->duplexity = 0;
|
|
|
|
|
|
|
|
if (bmcr & PHY_BMCR_DPLX)
|
|
|
|
priv->duplexity = 1;
|
|
|
|
|
|
|
|
if (bmcr & PHY_BMCR_1000_MBPS)
|
|
|
|
priv->speed = 1000;
|
|
|
|
else if (bmcr & PHY_BMCR_100_MBPS)
|
|
|
|
priv->speed = 100;
|
|
|
|
}
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
2007-01-17 00:38:14 +08:00
|
|
|
/*
|
|
|
|
* Parse the BCM54xx status register for speed and duplex information.
|
|
|
|
* The linux sungem_phy has this information, but in a table format.
|
|
|
|
*/
|
|
|
|
uint mii_parse_BCM54xx_sr(uint mii_reg, struct tsec_private *priv)
|
|
|
|
{
|
|
|
|
|
|
|
|
switch((mii_reg & MIIM_BCM54xx_AUXSTATUS_LINKMODE_MASK) >> MIIM_BCM54xx_AUXSTATUS_LINKMODE_SHIFT){
|
|
|
|
|
|
|
|
case 1:
|
|
|
|
printf("Enet starting in 10BT/HD\n");
|
|
|
|
priv->duplexity = 0;
|
|
|
|
priv->speed = 10;
|
|
|
|
break;
|
|
|
|
|
|
|
|
case 2:
|
|
|
|
printf("Enet starting in 10BT/FD\n");
|
|
|
|
priv->duplexity = 1;
|
|
|
|
priv->speed = 10;
|
|
|
|
break;
|
|
|
|
|
|
|
|
case 3:
|
|
|
|
printf("Enet starting in 100BT/HD\n");
|
|
|
|
priv->duplexity = 0;
|
|
|
|
priv->speed = 100;
|
|
|
|
break;
|
|
|
|
|
|
|
|
case 5:
|
|
|
|
printf("Enet starting in 100BT/FD\n");
|
|
|
|
priv->duplexity = 1;
|
|
|
|
priv->speed = 100;
|
|
|
|
break;
|
|
|
|
|
|
|
|
case 6:
|
|
|
|
printf("Enet starting in 1000BT/HD\n");
|
|
|
|
priv->duplexity = 0;
|
|
|
|
priv->speed = 1000;
|
|
|
|
break;
|
|
|
|
|
|
|
|
case 7:
|
|
|
|
printf("Enet starting in 1000BT/FD\n");
|
|
|
|
priv->duplexity = 1;
|
|
|
|
priv->speed = 1000;
|
|
|
|
break;
|
|
|
|
|
|
|
|
default:
|
|
|
|
printf("Auto-neg error, defaulting to 10BT/HD\n");
|
|
|
|
priv->duplexity = 0;
|
|
|
|
priv->speed = 10;
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
|
|
|
|
}
|
2004-06-09 08:34:46 +08:00
|
|
|
/* Parse the 88E1011's status register for speed and duplex
|
2006-10-11 06:03:43 +08:00
|
|
|
* information
|
|
|
|
*/
|
|
|
|
uint mii_parse_88E1011_psr(uint mii_reg, struct tsec_private * priv)
|
2004-06-09 08:34:46 +08:00
|
|
|
{
|
|
|
|
uint speed;
|
|
|
|
|
2005-09-22 00:20:22 +08:00
|
|
|
mii_reg = read_phy_reg(priv, MIIM_88E1011_PHY_STATUS);
|
|
|
|
|
2007-08-16 09:03:44 +08:00
|
|
|
if ((mii_reg & MIIM_88E1011_PHYSTAT_LINK) &&
|
|
|
|
!(mii_reg & MIIM_88E1011_PHYSTAT_SPDDONE)) {
|
2005-09-22 00:20:22 +08:00
|
|
|
int i = 0;
|
|
|
|
|
2006-10-11 06:03:43 +08:00
|
|
|
puts("Waiting for PHY realtime link");
|
2007-08-16 09:03:44 +08:00
|
|
|
while (!(mii_reg & MIIM_88E1011_PHYSTAT_SPDDONE)) {
|
|
|
|
/* Timeout reached ? */
|
2005-09-22 00:20:22 +08:00
|
|
|
if (i > PHY_AUTONEGOTIATE_TIMEOUT) {
|
2006-10-11 06:03:43 +08:00
|
|
|
puts(" TIMEOUT !\n");
|
2005-09-22 00:20:22 +08:00
|
|
|
priv->link = 0;
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
|
|
|
|
if ((i++ % 1000) == 0) {
|
2006-10-11 06:03:43 +08:00
|
|
|
putc('.');
|
2005-09-22 00:20:22 +08:00
|
|
|
}
|
2006-10-11 06:03:43 +08:00
|
|
|
udelay(1000); /* 1 ms */
|
2005-09-22 00:20:22 +08:00
|
|
|
mii_reg = read_phy_reg(priv, MIIM_88E1011_PHY_STATUS);
|
|
|
|
}
|
2006-10-11 06:03:43 +08:00
|
|
|
puts(" done\n");
|
|
|
|
udelay(500000); /* another 500 ms (results in faster booting) */
|
2007-08-16 09:03:44 +08:00
|
|
|
} else {
|
|
|
|
if (mii_reg & MIIM_88E1011_PHYSTAT_LINK)
|
|
|
|
priv->link = 1;
|
|
|
|
else
|
|
|
|
priv->link = 0;
|
2005-09-22 00:20:22 +08:00
|
|
|
}
|
|
|
|
|
2006-10-11 06:03:43 +08:00
|
|
|
if (mii_reg & MIIM_88E1011_PHYSTAT_DUPLEX)
|
2004-06-09 08:34:46 +08:00
|
|
|
priv->duplexity = 1;
|
|
|
|
else
|
|
|
|
priv->duplexity = 0;
|
|
|
|
|
2006-10-11 06:03:43 +08:00
|
|
|
speed = (mii_reg & MIIM_88E1011_PHYSTAT_SPEED);
|
2004-06-09 08:34:46 +08:00
|
|
|
|
2006-10-11 06:03:43 +08:00
|
|
|
switch (speed) {
|
|
|
|
case MIIM_88E1011_PHYSTAT_GBIT:
|
|
|
|
priv->speed = 1000;
|
|
|
|
break;
|
|
|
|
case MIIM_88E1011_PHYSTAT_100:
|
|
|
|
priv->speed = 100;
|
|
|
|
break;
|
|
|
|
default:
|
|
|
|
priv->speed = 10;
|
2003-10-16 07:53:47 +08:00
|
|
|
}
|
|
|
|
|
2004-06-09 08:34:46 +08:00
|
|
|
return 0;
|
|
|
|
}
|
2003-10-16 07:53:47 +08:00
|
|
|
|
2008-01-11 18:45:28 +08:00
|
|
|
/* Parse the RTL8211B's status register for speed and duplex
|
|
|
|
* information
|
|
|
|
*/
|
|
|
|
uint mii_parse_RTL8211B_sr(uint mii_reg, struct tsec_private * priv)
|
|
|
|
{
|
|
|
|
uint speed;
|
|
|
|
|
|
|
|
mii_reg = read_phy_reg(priv, MIIM_RTL8211B_PHY_STATUS);
|
2008-03-15 04:20:30 +08:00
|
|
|
if (!(mii_reg & MIIM_RTL8211B_PHYSTAT_SPDDONE)) {
|
2008-01-11 18:45:28 +08:00
|
|
|
int i = 0;
|
|
|
|
|
2008-03-15 04:20:30 +08:00
|
|
|
/* in case of timeout ->link is cleared */
|
|
|
|
priv->link = 1;
|
2008-01-11 18:45:28 +08:00
|
|
|
puts("Waiting for PHY realtime link");
|
|
|
|
while (!(mii_reg & MIIM_RTL8211B_PHYSTAT_SPDDONE)) {
|
|
|
|
/* Timeout reached ? */
|
|
|
|
if (i > PHY_AUTONEGOTIATE_TIMEOUT) {
|
|
|
|
puts(" TIMEOUT !\n");
|
|
|
|
priv->link = 0;
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
|
|
|
|
if ((i++ % 1000) == 0) {
|
|
|
|
putc('.');
|
|
|
|
}
|
|
|
|
udelay(1000); /* 1 ms */
|
|
|
|
mii_reg = read_phy_reg(priv, MIIM_RTL8211B_PHY_STATUS);
|
|
|
|
}
|
|
|
|
puts(" done\n");
|
|
|
|
udelay(500000); /* another 500 ms (results in faster booting) */
|
|
|
|
} else {
|
|
|
|
if (mii_reg & MIIM_RTL8211B_PHYSTAT_LINK)
|
|
|
|
priv->link = 1;
|
|
|
|
else
|
|
|
|
priv->link = 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
if (mii_reg & MIIM_RTL8211B_PHYSTAT_DUPLEX)
|
|
|
|
priv->duplexity = 1;
|
|
|
|
else
|
|
|
|
priv->duplexity = 0;
|
|
|
|
|
|
|
|
speed = (mii_reg & MIIM_RTL8211B_PHYSTAT_SPEED);
|
|
|
|
|
|
|
|
switch (speed) {
|
|
|
|
case MIIM_RTL8211B_PHYSTAT_GBIT:
|
|
|
|
priv->speed = 1000;
|
|
|
|
break;
|
|
|
|
case MIIM_RTL8211B_PHYSTAT_100:
|
|
|
|
priv->speed = 100;
|
|
|
|
break;
|
|
|
|
default:
|
|
|
|
priv->speed = 10;
|
|
|
|
}
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
2004-06-09 08:34:46 +08:00
|
|
|
/* Parse the cis8201's status register for speed and duplex
|
2006-10-11 06:03:43 +08:00
|
|
|
* information
|
|
|
|
*/
|
|
|
|
uint mii_parse_cis8201(uint mii_reg, struct tsec_private * priv)
|
2004-06-09 08:34:46 +08:00
|
|
|
{
|
|
|
|
uint speed;
|
|
|
|
|
2006-10-11 06:03:43 +08:00
|
|
|
if (mii_reg & MIIM_CIS8201_AUXCONSTAT_DUPLEX)
|
2004-06-09 08:34:46 +08:00
|
|
|
priv->duplexity = 1;
|
|
|
|
else
|
|
|
|
priv->duplexity = 0;
|
|
|
|
|
|
|
|
speed = mii_reg & MIIM_CIS8201_AUXCONSTAT_SPEED;
|
2006-10-11 06:03:43 +08:00
|
|
|
switch (speed) {
|
|
|
|
case MIIM_CIS8201_AUXCONSTAT_GBIT:
|
|
|
|
priv->speed = 1000;
|
|
|
|
break;
|
|
|
|
case MIIM_CIS8201_AUXCONSTAT_100:
|
|
|
|
priv->speed = 100;
|
|
|
|
break;
|
|
|
|
default:
|
|
|
|
priv->speed = 10;
|
|
|
|
break;
|
2003-10-16 07:53:47 +08:00
|
|
|
}
|
|
|
|
|
2004-06-09 08:34:46 +08:00
|
|
|
return 0;
|
|
|
|
}
|
2006-10-11 06:03:43 +08:00
|
|
|
|
2006-04-27 06:58:56 +08:00
|
|
|
/* Parse the vsc8244's status register for speed and duplex
|
2006-10-11 06:03:43 +08:00
|
|
|
* information
|
|
|
|
*/
|
|
|
|
uint mii_parse_vsc8244(uint mii_reg, struct tsec_private * priv)
|
2006-04-27 06:58:56 +08:00
|
|
|
{
|
2006-10-11 06:03:43 +08:00
|
|
|
uint speed;
|
2003-10-16 07:53:47 +08:00
|
|
|
|
2006-10-11 06:03:43 +08:00
|
|
|
if (mii_reg & MIIM_VSC8244_AUXCONSTAT_DUPLEX)
|
|
|
|
priv->duplexity = 1;
|
|
|
|
else
|
|
|
|
priv->duplexity = 0;
|
|
|
|
|
|
|
|
speed = mii_reg & MIIM_VSC8244_AUXCONSTAT_SPEED;
|
|
|
|
switch (speed) {
|
|
|
|
case MIIM_VSC8244_AUXCONSTAT_GBIT:
|
|
|
|
priv->speed = 1000;
|
|
|
|
break;
|
|
|
|
case MIIM_VSC8244_AUXCONSTAT_100:
|
|
|
|
priv->speed = 100;
|
|
|
|
break;
|
|
|
|
default:
|
|
|
|
priv->speed = 10;
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
2004-06-09 08:34:46 +08:00
|
|
|
|
|
|
|
/* Parse the DM9161's status register for speed and duplex
|
2006-10-11 06:03:43 +08:00
|
|
|
* information
|
|
|
|
*/
|
|
|
|
uint mii_parse_dm9161_scsr(uint mii_reg, struct tsec_private * priv)
|
2004-06-09 08:34:46 +08:00
|
|
|
{
|
2006-10-11 06:03:43 +08:00
|
|
|
if (mii_reg & (MIIM_DM9161_SCSR_100F | MIIM_DM9161_SCSR_100H))
|
2004-06-09 08:34:46 +08:00
|
|
|
priv->speed = 100;
|
|
|
|
else
|
|
|
|
priv->speed = 10;
|
|
|
|
|
2006-10-11 06:03:43 +08:00
|
|
|
if (mii_reg & (MIIM_DM9161_SCSR_100F | MIIM_DM9161_SCSR_10F))
|
2004-06-09 08:34:46 +08:00
|
|
|
priv->duplexity = 1;
|
|
|
|
else
|
|
|
|
priv->duplexity = 0;
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
2006-10-11 06:03:43 +08:00
|
|
|
/*
|
|
|
|
* Hack to write all 4 PHYs with the LED values
|
|
|
|
*/
|
|
|
|
uint mii_cis8204_fixled(uint mii_reg, struct tsec_private * priv)
|
2004-06-09 08:34:46 +08:00
|
|
|
{
|
|
|
|
uint phyid;
|
|
|
|
volatile tsec_t *regbase = priv->phyregs;
|
2006-10-11 06:03:43 +08:00
|
|
|
int timeout = 1000000;
|
2004-06-09 08:34:46 +08:00
|
|
|
|
2006-10-11 06:03:43 +08:00
|
|
|
for (phyid = 0; phyid < 4; phyid++) {
|
2004-06-09 08:34:46 +08:00
|
|
|
regbase->miimadd = (phyid << 8) | mii_reg;
|
|
|
|
regbase->miimcon = MIIM_CIS8204_SLEDCON_INIT;
|
2005-07-28 23:08:46 +08:00
|
|
|
asm("sync");
|
2004-06-09 08:34:46 +08:00
|
|
|
|
2006-10-11 06:03:43 +08:00
|
|
|
timeout = 1000000;
|
|
|
|
while ((regbase->miimind & MIIMIND_BUSY) && timeout--) ;
|
2003-10-16 07:53:47 +08:00
|
|
|
}
|
|
|
|
|
2004-06-09 08:34:46 +08:00
|
|
|
return MIIM_CIS8204_SLEDCON_INIT;
|
2003-10-16 07:53:47 +08:00
|
|
|
}
|
|
|
|
|
2006-10-11 06:03:43 +08:00
|
|
|
uint mii_cis8204_setmode(uint mii_reg, struct tsec_private * priv)
|
2005-07-26 03:05:07 +08:00
|
|
|
{
|
|
|
|
if (priv->flags & TSEC_REDUCED)
|
|
|
|
return MIIM_CIS8204_EPHYCON_INIT | MIIM_CIS8204_EPHYCON_RGMII;
|
|
|
|
else
|
|
|
|
return MIIM_CIS8204_EPHYCON_INIT;
|
|
|
|
}
|
2003-10-16 07:53:47 +08:00
|
|
|
|
2007-09-18 12:37:57 +08:00
|
|
|
uint mii_m88e1111s_setmode(uint mii_reg, struct tsec_private *priv)
|
|
|
|
{
|
|
|
|
uint mii_data = read_phy_reg(priv, mii_reg);
|
|
|
|
|
|
|
|
if (priv->flags & TSEC_REDUCED)
|
|
|
|
mii_data = (mii_data & 0xfff0) | 0x000b;
|
|
|
|
return mii_data;
|
|
|
|
}
|
|
|
|
|
2004-06-09 08:34:46 +08:00
|
|
|
/* Initialized required registers to appropriate values, zeroing
|
|
|
|
* those we don't care about (unless zero is bad, in which case,
|
2006-10-11 06:03:43 +08:00
|
|
|
* choose a more appropriate value)
|
|
|
|
*/
|
|
|
|
static void init_registers(volatile tsec_t * regs)
|
2003-10-16 07:53:47 +08:00
|
|
|
{
|
|
|
|
/* Clear IEVENT */
|
|
|
|
regs->ievent = IEVENT_INIT_CLEAR;
|
|
|
|
|
|
|
|
regs->imask = IMASK_INIT_CLEAR;
|
|
|
|
|
|
|
|
regs->hash.iaddr0 = 0;
|
|
|
|
regs->hash.iaddr1 = 0;
|
|
|
|
regs->hash.iaddr2 = 0;
|
|
|
|
regs->hash.iaddr3 = 0;
|
|
|
|
regs->hash.iaddr4 = 0;
|
|
|
|
regs->hash.iaddr5 = 0;
|
|
|
|
regs->hash.iaddr6 = 0;
|
|
|
|
regs->hash.iaddr7 = 0;
|
|
|
|
|
|
|
|
regs->hash.gaddr0 = 0;
|
|
|
|
regs->hash.gaddr1 = 0;
|
|
|
|
regs->hash.gaddr2 = 0;
|
|
|
|
regs->hash.gaddr3 = 0;
|
|
|
|
regs->hash.gaddr4 = 0;
|
|
|
|
regs->hash.gaddr5 = 0;
|
|
|
|
regs->hash.gaddr6 = 0;
|
|
|
|
regs->hash.gaddr7 = 0;
|
|
|
|
|
|
|
|
regs->rctrl = 0x00000000;
|
|
|
|
|
|
|
|
/* Init RMON mib registers */
|
|
|
|
memset((void *)&(regs->rmon), 0, sizeof(rmon_mib_t));
|
|
|
|
|
|
|
|
regs->rmon.cam1 = 0xffffffff;
|
|
|
|
regs->rmon.cam2 = 0xffffffff;
|
|
|
|
|
|
|
|
regs->mrblr = MRBLR_INIT_SETTINGS;
|
|
|
|
|
|
|
|
regs->minflr = MINFLR_INIT_SETTINGS;
|
|
|
|
|
|
|
|
regs->attr = ATTR_INIT_SETTINGS;
|
|
|
|
regs->attreli = ATTRELI_INIT_SETTINGS;
|
|
|
|
|
|
|
|
}
|
|
|
|
|
2004-06-09 08:34:46 +08:00
|
|
|
/* Configure maccfg2 based on negotiated speed and duplex
|
2006-10-11 06:03:43 +08:00
|
|
|
* reported by PHY handling code
|
|
|
|
*/
|
2004-06-09 08:34:46 +08:00
|
|
|
static void adjust_link(struct eth_device *dev)
|
|
|
|
{
|
|
|
|
struct tsec_private *priv = (struct tsec_private *)dev->priv;
|
|
|
|
volatile tsec_t *regs = priv->regs;
|
|
|
|
|
2006-10-11 06:03:43 +08:00
|
|
|
if (priv->link) {
|
|
|
|
if (priv->duplexity != 0)
|
2004-06-09 08:34:46 +08:00
|
|
|
regs->maccfg2 |= MACCFG2_FULL_DUPLEX;
|
|
|
|
else
|
|
|
|
regs->maccfg2 &= ~(MACCFG2_FULL_DUPLEX);
|
|
|
|
|
2006-10-11 06:03:43 +08:00
|
|
|
switch (priv->speed) {
|
|
|
|
case 1000:
|
|
|
|
regs->maccfg2 = ((regs->maccfg2 & ~(MACCFG2_IF))
|
|
|
|
| MACCFG2_GMII);
|
|
|
|
break;
|
|
|
|
case 100:
|
|
|
|
case 10:
|
|
|
|
regs->maccfg2 = ((regs->maccfg2 & ~(MACCFG2_IF))
|
|
|
|
| MACCFG2_MII);
|
|
|
|
|
2006-09-07 22:39:46 +08:00
|
|
|
/* Set R100 bit in all modes although
|
|
|
|
* it is only used in RGMII mode
|
2006-10-11 06:03:43 +08:00
|
|
|
*/
|
2006-09-07 22:39:46 +08:00
|
|
|
if (priv->speed == 100)
|
2006-10-11 06:03:43 +08:00
|
|
|
regs->ecntrl |= ECNTRL_R100;
|
|
|
|
else
|
|
|
|
regs->ecntrl &= ~(ECNTRL_R100);
|
|
|
|
break;
|
|
|
|
default:
|
|
|
|
printf("%s: Speed was bad\n", dev->name);
|
|
|
|
break;
|
2004-06-09 08:34:46 +08:00
|
|
|
}
|
|
|
|
|
|
|
|
printf("Speed: %d, %s duplex\n", priv->speed,
|
2006-10-11 06:03:43 +08:00
|
|
|
(priv->duplexity) ? "full" : "half");
|
2004-06-09 08:34:46 +08:00
|
|
|
|
|
|
|
} else {
|
|
|
|
printf("%s: No link.\n", dev->name);
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
/* Set up the buffers and their descriptors, and bring up the
|
2006-10-11 06:03:43 +08:00
|
|
|
* interface
|
|
|
|
*/
|
2004-06-09 08:34:46 +08:00
|
|
|
static void startup_tsec(struct eth_device *dev)
|
2003-10-16 07:53:47 +08:00
|
|
|
{
|
|
|
|
int i;
|
2004-06-09 08:34:46 +08:00
|
|
|
struct tsec_private *priv = (struct tsec_private *)dev->priv;
|
|
|
|
volatile tsec_t *regs = priv->regs;
|
2003-10-16 07:53:47 +08:00
|
|
|
|
|
|
|
/* Point to the buffer descriptors */
|
|
|
|
regs->tbase = (unsigned int)(&rtx.txbd[txIdx]);
|
|
|
|
regs->rbase = (unsigned int)(&rtx.rxbd[rxIdx]);
|
|
|
|
|
|
|
|
/* Initialize the Rx Buffer descriptors */
|
|
|
|
for (i = 0; i < PKTBUFSRX; i++) {
|
|
|
|
rtx.rxbd[i].status = RXBD_EMPTY;
|
|
|
|
rtx.rxbd[i].length = 0;
|
2006-10-11 06:03:43 +08:00
|
|
|
rtx.rxbd[i].bufPtr = (uint) NetRxPackets[i];
|
2003-10-16 07:53:47 +08:00
|
|
|
}
|
2006-10-11 06:03:43 +08:00
|
|
|
rtx.rxbd[PKTBUFSRX - 1].status |= RXBD_WRAP;
|
2003-10-16 07:53:47 +08:00
|
|
|
|
|
|
|
/* Initialize the TX Buffer Descriptors */
|
2006-10-11 06:03:43 +08:00
|
|
|
for (i = 0; i < TX_BUF_CNT; i++) {
|
2003-10-16 07:53:47 +08:00
|
|
|
rtx.txbd[i].status = 0;
|
|
|
|
rtx.txbd[i].length = 0;
|
|
|
|
rtx.txbd[i].bufPtr = 0;
|
|
|
|
}
|
2006-10-11 06:03:43 +08:00
|
|
|
rtx.txbd[TX_BUF_CNT - 1].status |= TXBD_WRAP;
|
2003-10-16 07:53:47 +08:00
|
|
|
|
2004-06-09 08:34:46 +08:00
|
|
|
/* Start up the PHY */
|
2006-10-27 02:38:25 +08:00
|
|
|
if(priv->phyinfo)
|
|
|
|
phy_run_commands(priv, priv->phyinfo->startup);
|
2007-04-21 03:34:48 +08:00
|
|
|
|
2004-06-09 08:34:46 +08:00
|
|
|
adjust_link(dev);
|
|
|
|
|
2003-10-16 07:53:47 +08:00
|
|
|
/* Enable Transmit and Receive */
|
|
|
|
regs->maccfg1 |= (MACCFG1_RX_EN | MACCFG1_TX_EN);
|
|
|
|
|
|
|
|
/* Tell the DMA it is clear to go */
|
|
|
|
regs->dmactrl |= DMACTRL_INIT_SETTINGS;
|
|
|
|
regs->tstat = TSTAT_CLEAR_THALT;
|
2007-10-20 00:33:48 +08:00
|
|
|
regs->rstat = RSTAT_CLEAR_RHALT;
|
2003-10-16 07:53:47 +08:00
|
|
|
regs->dmactrl &= ~(DMACTRL_GRS | DMACTRL_GTS);
|
|
|
|
}
|
|
|
|
|
2005-03-15 07:56:42 +08:00
|
|
|
/* This returns the status bits of the device. The return value
|
2003-10-16 07:53:47 +08:00
|
|
|
* is never checked, and this is what the 8260 driver did, so we
|
2005-03-15 07:56:42 +08:00
|
|
|
* do the same. Presumably, this would be zero if there were no
|
2006-10-11 06:03:43 +08:00
|
|
|
* errors
|
|
|
|
*/
|
|
|
|
static int tsec_send(struct eth_device *dev, volatile void *packet, int length)
|
2003-10-16 07:53:47 +08:00
|
|
|
{
|
|
|
|
int i;
|
|
|
|
int result = 0;
|
2004-06-09 08:34:46 +08:00
|
|
|
struct tsec_private *priv = (struct tsec_private *)dev->priv;
|
|
|
|
volatile tsec_t *regs = priv->regs;
|
2003-10-16 07:53:47 +08:00
|
|
|
|
|
|
|
/* Find an empty buffer descriptor */
|
2006-10-11 06:03:43 +08:00
|
|
|
for (i = 0; rtx.txbd[txIdx].status & TXBD_READY; i++) {
|
2003-10-16 07:53:47 +08:00
|
|
|
if (i >= TOUT_LOOP) {
|
2006-10-11 06:03:43 +08:00
|
|
|
debug("%s: tsec: tx buffers full\n", dev->name);
|
2003-10-16 07:53:47 +08:00
|
|
|
return result;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2006-10-11 06:03:43 +08:00
|
|
|
rtx.txbd[txIdx].bufPtr = (uint) packet;
|
2003-10-16 07:53:47 +08:00
|
|
|
rtx.txbd[txIdx].length = length;
|
2006-10-11 06:03:43 +08:00
|
|
|
rtx.txbd[txIdx].status |=
|
|
|
|
(TXBD_READY | TXBD_LAST | TXBD_CRC | TXBD_INTERRUPT);
|
2003-10-16 07:53:47 +08:00
|
|
|
|
|
|
|
/* Tell the DMA to go */
|
|
|
|
regs->tstat = TSTAT_CLEAR_THALT;
|
|
|
|
|
|
|
|
/* Wait for buffer to be transmitted */
|
2006-10-11 06:03:43 +08:00
|
|
|
for (i = 0; rtx.txbd[txIdx].status & TXBD_READY; i++) {
|
2003-10-16 07:53:47 +08:00
|
|
|
if (i >= TOUT_LOOP) {
|
2006-10-11 06:03:43 +08:00
|
|
|
debug("%s: tsec: tx error\n", dev->name);
|
2003-10-16 07:53:47 +08:00
|
|
|
return result;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
txIdx = (txIdx + 1) % TX_BUF_CNT;
|
|
|
|
result = rtx.txbd[txIdx].status & TXBD_STATS;
|
|
|
|
|
|
|
|
return result;
|
|
|
|
}
|
|
|
|
|
2006-10-11 06:03:43 +08:00
|
|
|
static int tsec_recv(struct eth_device *dev)
|
2003-10-16 07:53:47 +08:00
|
|
|
{
|
|
|
|
int length;
|
2004-06-09 08:34:46 +08:00
|
|
|
struct tsec_private *priv = (struct tsec_private *)dev->priv;
|
|
|
|
volatile tsec_t *regs = priv->regs;
|
2003-10-16 07:53:47 +08:00
|
|
|
|
2006-10-11 06:03:43 +08:00
|
|
|
while (!(rtx.rxbd[rxIdx].status & RXBD_EMPTY)) {
|
2003-10-16 07:53:47 +08:00
|
|
|
|
|
|
|
length = rtx.rxbd[rxIdx].length;
|
|
|
|
|
|
|
|
/* Send the packet up if there were no errors */
|
|
|
|
if (!(rtx.rxbd[rxIdx].status & RXBD_STATS)) {
|
|
|
|
NetReceive(NetRxPackets[rxIdx], length - 4);
|
2004-06-09 08:34:46 +08:00
|
|
|
} else {
|
|
|
|
printf("Got error %x\n",
|
2006-10-11 06:03:43 +08:00
|
|
|
(rtx.rxbd[rxIdx].status & RXBD_STATS));
|
2003-10-16 07:53:47 +08:00
|
|
|
}
|
|
|
|
|
|
|
|
rtx.rxbd[rxIdx].length = 0;
|
|
|
|
|
|
|
|
/* Set the wrap bit if this is the last element in the list */
|
2006-10-11 06:03:43 +08:00
|
|
|
rtx.rxbd[rxIdx].status =
|
|
|
|
RXBD_EMPTY | (((rxIdx + 1) == PKTBUFSRX) ? RXBD_WRAP : 0);
|
2003-10-16 07:53:47 +08:00
|
|
|
|
|
|
|
rxIdx = (rxIdx + 1) % PKTBUFSRX;
|
|
|
|
}
|
|
|
|
|
2006-10-11 06:03:43 +08:00
|
|
|
if (regs->ievent & IEVENT_BSY) {
|
2003-10-16 07:53:47 +08:00
|
|
|
regs->ievent = IEVENT_BSY;
|
|
|
|
regs->rstat = RSTAT_CLEAR_RHALT;
|
|
|
|
}
|
|
|
|
|
|
|
|
return -1;
|
|
|
|
|
|
|
|
}
|
|
|
|
|
2004-06-09 08:34:46 +08:00
|
|
|
/* Stop the interface */
|
2006-10-11 06:03:43 +08:00
|
|
|
static void tsec_halt(struct eth_device *dev)
|
2003-10-16 07:53:47 +08:00
|
|
|
{
|
2004-06-09 08:34:46 +08:00
|
|
|
struct tsec_private *priv = (struct tsec_private *)dev->priv;
|
|
|
|
volatile tsec_t *regs = priv->regs;
|
2003-10-16 07:53:47 +08:00
|
|
|
|
|
|
|
regs->dmactrl &= ~(DMACTRL_GRS | DMACTRL_GTS);
|
|
|
|
regs->dmactrl |= (DMACTRL_GRS | DMACTRL_GTS);
|
|
|
|
|
2006-10-11 06:03:43 +08:00
|
|
|
while (!(regs->ievent & (IEVENT_GRSC | IEVENT_GTSC))) ;
|
2003-10-16 07:53:47 +08:00
|
|
|
|
|
|
|
regs->maccfg1 &= ~(MACCFG1_TX_EN | MACCFG1_RX_EN);
|
|
|
|
|
2004-06-09 08:34:46 +08:00
|
|
|
/* Shut down the PHY, as needed */
|
2006-10-27 02:38:25 +08:00
|
|
|
if(priv->phyinfo)
|
|
|
|
phy_run_commands(priv, priv->phyinfo->shutdown);
|
2004-06-09 08:34:46 +08:00
|
|
|
}
|
|
|
|
|
2007-08-03 17:05:25 +08:00
|
|
|
struct phy_info phy_info_M88E1149S = {
|
2007-08-06 07:01:49 +08:00
|
|
|
0x1410ca,
|
|
|
|
"Marvell 88E1149S",
|
|
|
|
4,
|
|
|
|
(struct phy_cmd[]){ /* config */
|
|
|
|
/* Reset and configure the PHY */
|
|
|
|
{MIIM_CONTROL, MIIM_CONTROL_RESET, NULL},
|
|
|
|
{0x1d, 0x1f, NULL},
|
|
|
|
{0x1e, 0x200c, NULL},
|
|
|
|
{0x1d, 0x5, NULL},
|
|
|
|
{0x1e, 0x0, NULL},
|
|
|
|
{0x1e, 0x100, NULL},
|
|
|
|
{MIIM_GBIT_CONTROL, MIIM_GBIT_CONTROL_INIT, NULL},
|
|
|
|
{MIIM_ANAR, MIIM_ANAR_INIT, NULL},
|
|
|
|
{MIIM_CONTROL, MIIM_CONTROL_RESET, NULL},
|
|
|
|
{MIIM_CONTROL, MIIM_CONTROL_INIT, &mii_cr_init},
|
|
|
|
{miim_end,}
|
|
|
|
},
|
|
|
|
(struct phy_cmd[]){ /* startup */
|
|
|
|
/* Status is read once to clear old link state */
|
|
|
|
{MIIM_STATUS, miim_read, NULL},
|
|
|
|
/* Auto-negotiate */
|
|
|
|
{MIIM_STATUS, miim_read, &mii_parse_sr},
|
|
|
|
/* Read the status */
|
|
|
|
{MIIM_88E1011_PHY_STATUS, miim_read,
|
|
|
|
&mii_parse_88E1011_psr},
|
|
|
|
{miim_end,}
|
|
|
|
},
|
|
|
|
(struct phy_cmd[]){ /* shutdown */
|
|
|
|
{miim_end,}
|
|
|
|
},
|
2007-08-03 17:05:25 +08:00
|
|
|
};
|
|
|
|
|
2007-01-17 00:38:14 +08:00
|
|
|
/* The 5411 id is 0x206070, the 5421 is 0x2060e0 */
|
|
|
|
struct phy_info phy_info_BCM5461S = {
|
|
|
|
0x02060c1, /* 5461 ID */
|
|
|
|
"Broadcom BCM5461S",
|
|
|
|
0, /* not clear to me what minor revisions we can shift away */
|
|
|
|
(struct phy_cmd[]) { /* config */
|
|
|
|
/* Reset and configure the PHY */
|
|
|
|
{MIIM_CONTROL, MIIM_CONTROL_RESET, NULL},
|
|
|
|
{MIIM_GBIT_CONTROL, MIIM_GBIT_CONTROL_INIT, NULL},
|
|
|
|
{MIIM_ANAR, MIIM_ANAR_INIT, NULL},
|
|
|
|
{MIIM_CONTROL, MIIM_CONTROL_RESET, NULL},
|
|
|
|
{MIIM_CONTROL, MIIM_CONTROL_INIT, &mii_cr_init},
|
|
|
|
{miim_end,}
|
|
|
|
},
|
|
|
|
(struct phy_cmd[]) { /* startup */
|
|
|
|
/* Status is read once to clear old link state */
|
|
|
|
{MIIM_STATUS, miim_read, NULL},
|
|
|
|
/* Auto-negotiate */
|
|
|
|
{MIIM_STATUS, miim_read, &mii_parse_sr},
|
|
|
|
/* Read the status */
|
|
|
|
{MIIM_BCM54xx_AUXSTATUS, miim_read, &mii_parse_BCM54xx_sr},
|
|
|
|
{miim_end,}
|
|
|
|
},
|
|
|
|
(struct phy_cmd[]) { /* shutdown */
|
|
|
|
{miim_end,}
|
|
|
|
},
|
|
|
|
};
|
|
|
|
|
2007-05-01 05:47:28 +08:00
|
|
|
struct phy_info phy_info_BCM5464S = {
|
|
|
|
0x02060b1, /* 5464 ID */
|
|
|
|
"Broadcom BCM5464S",
|
|
|
|
0, /* not clear to me what minor revisions we can shift away */
|
|
|
|
(struct phy_cmd[]) { /* config */
|
|
|
|
/* Reset and configure the PHY */
|
|
|
|
{MIIM_CONTROL, MIIM_CONTROL_RESET, NULL},
|
|
|
|
{MIIM_GBIT_CONTROL, MIIM_GBIT_CONTROL_INIT, NULL},
|
|
|
|
{MIIM_ANAR, MIIM_ANAR_INIT, NULL},
|
|
|
|
{MIIM_CONTROL, MIIM_CONTROL_RESET, NULL},
|
|
|
|
{MIIM_CONTROL, MIIM_CONTROL_INIT, &mii_cr_init},
|
|
|
|
{miim_end,}
|
|
|
|
},
|
|
|
|
(struct phy_cmd[]) { /* startup */
|
|
|
|
/* Status is read once to clear old link state */
|
|
|
|
{MIIM_STATUS, miim_read, NULL},
|
|
|
|
/* Auto-negotiate */
|
|
|
|
{MIIM_STATUS, miim_read, &mii_parse_sr},
|
|
|
|
/* Read the status */
|
|
|
|
{MIIM_BCM54xx_AUXSTATUS, miim_read, &mii_parse_BCM54xx_sr},
|
|
|
|
{miim_end,}
|
|
|
|
},
|
|
|
|
(struct phy_cmd[]) { /* shutdown */
|
|
|
|
{miim_end,}
|
|
|
|
},
|
|
|
|
};
|
|
|
|
|
2004-06-09 08:34:46 +08:00
|
|
|
struct phy_info phy_info_M88E1011S = {
|
|
|
|
0x01410c6,
|
|
|
|
"Marvell 88E1011S",
|
|
|
|
4,
|
2006-10-11 06:03:43 +08:00
|
|
|
(struct phy_cmd[]){ /* config */
|
|
|
|
/* Reset and configure the PHY */
|
|
|
|
{MIIM_CONTROL, MIIM_CONTROL_RESET, NULL},
|
|
|
|
{0x1d, 0x1f, NULL},
|
|
|
|
{0x1e, 0x200c, NULL},
|
|
|
|
{0x1d, 0x5, NULL},
|
|
|
|
{0x1e, 0x0, NULL},
|
|
|
|
{0x1e, 0x100, NULL},
|
|
|
|
{MIIM_GBIT_CONTROL, MIIM_GBIT_CONTROL_INIT, NULL},
|
|
|
|
{MIIM_ANAR, MIIM_ANAR_INIT, NULL},
|
|
|
|
{MIIM_CONTROL, MIIM_CONTROL_RESET, NULL},
|
|
|
|
{MIIM_CONTROL, MIIM_CONTROL_INIT, &mii_cr_init},
|
|
|
|
{miim_end,}
|
|
|
|
},
|
|
|
|
(struct phy_cmd[]){ /* startup */
|
|
|
|
/* Status is read once to clear old link state */
|
|
|
|
{MIIM_STATUS, miim_read, NULL},
|
|
|
|
/* Auto-negotiate */
|
|
|
|
{MIIM_STATUS, miim_read, &mii_parse_sr},
|
|
|
|
/* Read the status */
|
|
|
|
{MIIM_88E1011_PHY_STATUS, miim_read,
|
|
|
|
&mii_parse_88E1011_psr},
|
|
|
|
{miim_end,}
|
|
|
|
},
|
|
|
|
(struct phy_cmd[]){ /* shutdown */
|
|
|
|
{miim_end,}
|
|
|
|
},
|
2004-06-09 08:34:46 +08:00
|
|
|
};
|
|
|
|
|
2005-03-15 07:56:42 +08:00
|
|
|
struct phy_info phy_info_M88E1111S = {
|
|
|
|
0x01410cc,
|
|
|
|
"Marvell 88E1111S",
|
|
|
|
4,
|
2006-10-11 06:03:43 +08:00
|
|
|
(struct phy_cmd[]){ /* config */
|
|
|
|
/* Reset and configure the PHY */
|
|
|
|
{MIIM_CONTROL, MIIM_CONTROL_RESET, NULL},
|
2007-09-18 12:37:57 +08:00
|
|
|
{0x1b, 0x848f, &mii_m88e1111s_setmode},
|
2006-09-07 22:39:46 +08:00
|
|
|
{0x14, 0x0cd2, NULL}, /* Delay RGMII TX and RX */
|
2006-10-11 06:03:43 +08:00
|
|
|
{MIIM_GBIT_CONTROL, MIIM_GBIT_CONTROL_INIT, NULL},
|
|
|
|
{MIIM_ANAR, MIIM_ANAR_INIT, NULL},
|
|
|
|
{MIIM_CONTROL, MIIM_CONTROL_RESET, NULL},
|
|
|
|
{MIIM_CONTROL, MIIM_CONTROL_INIT, &mii_cr_init},
|
|
|
|
{miim_end,}
|
|
|
|
},
|
|
|
|
(struct phy_cmd[]){ /* startup */
|
|
|
|
/* Status is read once to clear old link state */
|
|
|
|
{MIIM_STATUS, miim_read, NULL},
|
|
|
|
/* Auto-negotiate */
|
|
|
|
{MIIM_STATUS, miim_read, &mii_parse_sr},
|
|
|
|
/* Read the status */
|
|
|
|
{MIIM_88E1011_PHY_STATUS, miim_read,
|
|
|
|
&mii_parse_88E1011_psr},
|
|
|
|
{miim_end,}
|
|
|
|
},
|
|
|
|
(struct phy_cmd[]){ /* shutdown */
|
|
|
|
{miim_end,}
|
|
|
|
},
|
2005-03-15 07:56:42 +08:00
|
|
|
};
|
|
|
|
|
2008-05-24 06:37:05 +08:00
|
|
|
struct phy_info phy_info_M88E1118 = {
|
|
|
|
0x01410e1,
|
|
|
|
"Marvell 88E1118",
|
|
|
|
4,
|
|
|
|
(struct phy_cmd[]){ /* config */
|
|
|
|
/* Reset and configure the PHY */
|
|
|
|
{MIIM_CONTROL, MIIM_CONTROL_RESET, NULL},
|
|
|
|
{0x16, 0x0002, NULL}, /* Change Page Number */
|
|
|
|
{0x15, 0x1070, NULL}, /* Delay RGMII TX and RX */
|
|
|
|
{MIIM_GBIT_CONTROL, MIIM_GBIT_CONTROL_INIT, NULL},
|
|
|
|
{MIIM_ANAR, MIIM_ANAR_INIT, NULL},
|
|
|
|
{MIIM_CONTROL, MIIM_CONTROL_RESET, NULL},
|
|
|
|
{MIIM_CONTROL, MIIM_CONTROL_INIT, &mii_cr_init},
|
|
|
|
{miim_end,}
|
|
|
|
},
|
|
|
|
(struct phy_cmd[]){ /* startup */
|
|
|
|
{0x16, 0x0000, NULL}, /* Change Page Number */
|
|
|
|
/* Status is read once to clear old link state */
|
|
|
|
{MIIM_STATUS, miim_read, NULL},
|
|
|
|
/* Auto-negotiate */
|
|
|
|
/* Read the status */
|
|
|
|
{MIIM_88E1011_PHY_STATUS, miim_read,
|
|
|
|
&mii_parse_88E1011_psr},
|
|
|
|
{miim_end,}
|
|
|
|
},
|
|
|
|
(struct phy_cmd[]){ /* shutdown */
|
|
|
|
{miim_end,}
|
|
|
|
},
|
|
|
|
};
|
|
|
|
|
2006-09-13 23:34:18 +08:00
|
|
|
static unsigned int m88e1145_setmode(uint mii_reg, struct tsec_private *priv)
|
|
|
|
{
|
|
|
|
uint mii_data = read_phy_reg(priv, mii_reg);
|
|
|
|
|
|
|
|
/* Setting MIIM_88E1145_PHY_EXT_CR */
|
|
|
|
if (priv->flags & TSEC_REDUCED)
|
|
|
|
return mii_data |
|
2006-10-11 06:03:43 +08:00
|
|
|
MIIM_M88E1145_RGMII_RX_DELAY | MIIM_M88E1145_RGMII_TX_DELAY;
|
2006-09-13 23:34:18 +08:00
|
|
|
else
|
|
|
|
return mii_data;
|
|
|
|
}
|
|
|
|
|
|
|
|
static struct phy_info phy_info_M88E1145 = {
|
|
|
|
0x01410cd,
|
|
|
|
"Marvell 88E1145",
|
|
|
|
4,
|
2006-10-11 06:03:43 +08:00
|
|
|
(struct phy_cmd[]){ /* config */
|
2007-05-09 06:23:02 +08:00
|
|
|
/* Reset the PHY */
|
|
|
|
{MIIM_CONTROL, MIIM_CONTROL_RESET, NULL},
|
|
|
|
|
2006-10-11 06:03:43 +08:00
|
|
|
/* Errata E0, E1 */
|
|
|
|
{29, 0x001b, NULL},
|
|
|
|
{30, 0x418f, NULL},
|
|
|
|
{29, 0x0016, NULL},
|
|
|
|
{30, 0xa2da, NULL},
|
|
|
|
|
2007-05-09 06:23:02 +08:00
|
|
|
/* Configure the PHY */
|
2006-10-11 06:03:43 +08:00
|
|
|
{MIIM_GBIT_CONTROL, MIIM_GBIT_CONTROL_INIT, NULL},
|
|
|
|
{MIIM_ANAR, MIIM_ANAR_INIT, NULL},
|
|
|
|
{MIIM_88E1011_PHY_SCR, MIIM_88E1011_PHY_MDI_X_AUTO,
|
|
|
|
NULL},
|
|
|
|
{MIIM_88E1145_PHY_EXT_CR, 0, &m88e1145_setmode},
|
|
|
|
{MIIM_CONTROL, MIIM_CONTROL_RESET, NULL},
|
|
|
|
{MIIM_CONTROL, MIIM_CONTROL_INIT, NULL},
|
|
|
|
{miim_end,}
|
|
|
|
},
|
|
|
|
(struct phy_cmd[]){ /* startup */
|
|
|
|
/* Status is read once to clear old link state */
|
|
|
|
{MIIM_STATUS, miim_read, NULL},
|
|
|
|
/* Auto-negotiate */
|
|
|
|
{MIIM_STATUS, miim_read, &mii_parse_sr},
|
|
|
|
{MIIM_88E1111_PHY_LED_CONTROL,
|
|
|
|
MIIM_88E1111_PHY_LED_DIRECT, NULL},
|
|
|
|
/* Read the Status */
|
|
|
|
{MIIM_88E1011_PHY_STATUS, miim_read,
|
|
|
|
&mii_parse_88E1011_psr},
|
|
|
|
{miim_end,}
|
|
|
|
},
|
|
|
|
(struct phy_cmd[]){ /* shutdown */
|
|
|
|
{miim_end,}
|
|
|
|
},
|
2006-09-13 23:34:18 +08:00
|
|
|
};
|
|
|
|
|
2004-06-09 08:34:46 +08:00
|
|
|
struct phy_info phy_info_cis8204 = {
|
|
|
|
0x3f11,
|
|
|
|
"Cicada Cis8204",
|
|
|
|
6,
|
2006-10-11 06:03:43 +08:00
|
|
|
(struct phy_cmd[]){ /* config */
|
|
|
|
/* Override PHY config settings */
|
|
|
|
{MIIM_CIS8201_AUX_CONSTAT,
|
|
|
|
MIIM_CIS8201_AUXCONSTAT_INIT, NULL},
|
|
|
|
/* Configure some basic stuff */
|
|
|
|
{MIIM_CONTROL, MIIM_CONTROL_INIT, &mii_cr_init},
|
|
|
|
{MIIM_CIS8204_SLED_CON, MIIM_CIS8204_SLEDCON_INIT,
|
|
|
|
&mii_cis8204_fixled},
|
|
|
|
{MIIM_CIS8204_EPHY_CON, MIIM_CIS8204_EPHYCON_INIT,
|
|
|
|
&mii_cis8204_setmode},
|
|
|
|
{miim_end,}
|
|
|
|
},
|
|
|
|
(struct phy_cmd[]){ /* startup */
|
|
|
|
/* Read the Status (2x to make sure link is right) */
|
|
|
|
{MIIM_STATUS, miim_read, NULL},
|
|
|
|
/* Auto-negotiate */
|
|
|
|
{MIIM_STATUS, miim_read, &mii_parse_sr},
|
|
|
|
/* Read the status */
|
|
|
|
{MIIM_CIS8201_AUX_CONSTAT, miim_read,
|
|
|
|
&mii_parse_cis8201},
|
|
|
|
{miim_end,}
|
|
|
|
},
|
|
|
|
(struct phy_cmd[]){ /* shutdown */
|
|
|
|
{miim_end,}
|
|
|
|
},
|
2004-06-09 08:34:46 +08:00
|
|
|
};
|
|
|
|
|
|
|
|
/* Cicada 8201 */
|
|
|
|
struct phy_info phy_info_cis8201 = {
|
|
|
|
0xfc41,
|
|
|
|
"CIS8201",
|
|
|
|
4,
|
2006-10-11 06:03:43 +08:00
|
|
|
(struct phy_cmd[]){ /* config */
|
|
|
|
/* Override PHY config settings */
|
|
|
|
{MIIM_CIS8201_AUX_CONSTAT,
|
|
|
|
MIIM_CIS8201_AUXCONSTAT_INIT, NULL},
|
|
|
|
/* Set up the interface mode */
|
|
|
|
{MIIM_CIS8201_EXT_CON1, MIIM_CIS8201_EXTCON1_INIT,
|
|
|
|
NULL},
|
|
|
|
/* Configure some basic stuff */
|
|
|
|
{MIIM_CONTROL, MIIM_CONTROL_INIT, &mii_cr_init},
|
|
|
|
{miim_end,}
|
|
|
|
},
|
|
|
|
(struct phy_cmd[]){ /* startup */
|
|
|
|
/* Read the Status (2x to make sure link is right) */
|
|
|
|
{MIIM_STATUS, miim_read, NULL},
|
|
|
|
/* Auto-negotiate */
|
|
|
|
{MIIM_STATUS, miim_read, &mii_parse_sr},
|
|
|
|
/* Read the status */
|
|
|
|
{MIIM_CIS8201_AUX_CONSTAT, miim_read,
|
|
|
|
&mii_parse_cis8201},
|
|
|
|
{miim_end,}
|
|
|
|
},
|
|
|
|
(struct phy_cmd[]){ /* shutdown */
|
|
|
|
{miim_end,}
|
|
|
|
},
|
2004-06-09 08:34:46 +08:00
|
|
|
};
|
2006-04-27 06:58:56 +08:00
|
|
|
struct phy_info phy_info_VSC8244 = {
|
2006-10-11 06:03:43 +08:00
|
|
|
0x3f1b,
|
|
|
|
"Vitesse VSC8244",
|
|
|
|
6,
|
|
|
|
(struct phy_cmd[]){ /* config */
|
|
|
|
/* Override PHY config settings */
|
|
|
|
/* Configure some basic stuff */
|
|
|
|
{MIIM_CONTROL, MIIM_CONTROL_INIT, &mii_cr_init},
|
|
|
|
{miim_end,}
|
|
|
|
},
|
|
|
|
(struct phy_cmd[]){ /* startup */
|
|
|
|
/* Read the Status (2x to make sure link is right) */
|
|
|
|
{MIIM_STATUS, miim_read, NULL},
|
|
|
|
/* Auto-negotiate */
|
|
|
|
{MIIM_STATUS, miim_read, &mii_parse_sr},
|
|
|
|
/* Read the status */
|
|
|
|
{MIIM_VSC8244_AUX_CONSTAT, miim_read,
|
|
|
|
&mii_parse_vsc8244},
|
|
|
|
{miim_end,}
|
|
|
|
},
|
|
|
|
(struct phy_cmd[]){ /* shutdown */
|
|
|
|
{miim_end,}
|
|
|
|
},
|
2006-04-27 06:58:56 +08:00
|
|
|
};
|
2004-06-09 08:34:46 +08:00
|
|
|
|
2008-03-28 22:29:45 +08:00
|
|
|
struct phy_info phy_info_VSC8601 = {
|
|
|
|
0x00007042,
|
|
|
|
"Vitesse VSC8601",
|
|
|
|
4,
|
|
|
|
(struct phy_cmd[]){ /* config */
|
|
|
|
/* Override PHY config settings */
|
|
|
|
/* Configure some basic stuff */
|
|
|
|
{MIIM_CONTROL, MIIM_CONTROL_INIT, &mii_cr_init},
|
|
|
|
#ifdef CFG_VSC8601_SKEWFIX
|
|
|
|
{MIIM_VSC8601_EPHY_CON,MIIM_VSC8601_EPHY_CON_INIT_SKEW,NULL},
|
2008-05-04 06:35:15 +08:00
|
|
|
#if defined(CFG_VSC8601_SKEW_TX) && defined(CFG_VSC8601_SKEW_RX)
|
2008-04-30 01:18:32 +08:00
|
|
|
{MIIM_EXT_PAGE_ACCESS,1,NULL},
|
|
|
|
#define VSC8101_SKEW (CFG_VSC8601_SKEW_TX<<14)|(CFG_VSC8601_SKEW_RX<<12)
|
|
|
|
{MIIM_VSC8601_SKEW_CTRL,VSC8101_SKEW,NULL},
|
|
|
|
{MIIM_EXT_PAGE_ACCESS,0,NULL},
|
|
|
|
#endif
|
2008-03-28 22:29:45 +08:00
|
|
|
#endif
|
|
|
|
{miim_end,}
|
|
|
|
},
|
|
|
|
(struct phy_cmd[]){ /* startup */
|
|
|
|
/* Read the Status (2x to make sure link is right) */
|
|
|
|
{MIIM_STATUS, miim_read, NULL},
|
|
|
|
/* Auto-negotiate */
|
|
|
|
{MIIM_STATUS, miim_read, &mii_parse_sr},
|
|
|
|
/* Read the status */
|
|
|
|
{MIIM_VSC8244_AUX_CONSTAT, miim_read,
|
|
|
|
&mii_parse_vsc8244},
|
|
|
|
{miim_end,}
|
|
|
|
},
|
|
|
|
(struct phy_cmd[]){ /* shutdown */
|
|
|
|
{miim_end,}
|
|
|
|
},
|
|
|
|
};
|
|
|
|
|
|
|
|
|
2004-06-09 08:34:46 +08:00
|
|
|
struct phy_info phy_info_dm9161 = {
|
|
|
|
0x0181b88,
|
|
|
|
"Davicom DM9161E",
|
|
|
|
4,
|
2006-10-11 06:03:43 +08:00
|
|
|
(struct phy_cmd[]){ /* config */
|
|
|
|
{MIIM_CONTROL, MIIM_DM9161_CR_STOP, NULL},
|
|
|
|
/* Do not bypass the scrambler/descrambler */
|
|
|
|
{MIIM_DM9161_SCR, MIIM_DM9161_SCR_INIT, NULL},
|
|
|
|
/* Clear 10BTCSR to default */
|
|
|
|
{MIIM_DM9161_10BTCSR, MIIM_DM9161_10BTCSR_INIT,
|
|
|
|
NULL},
|
|
|
|
/* Configure some basic stuff */
|
|
|
|
{MIIM_CONTROL, MIIM_CR_INIT, NULL},
|
|
|
|
/* Restart Auto Negotiation */
|
|
|
|
{MIIM_CONTROL, MIIM_DM9161_CR_RSTAN, NULL},
|
|
|
|
{miim_end,}
|
|
|
|
},
|
|
|
|
(struct phy_cmd[]){ /* startup */
|
|
|
|
/* Status is read once to clear old link state */
|
|
|
|
{MIIM_STATUS, miim_read, NULL},
|
|
|
|
/* Auto-negotiate */
|
|
|
|
{MIIM_STATUS, miim_read, &mii_parse_sr},
|
|
|
|
/* Read the status */
|
|
|
|
{MIIM_DM9161_SCSR, miim_read,
|
|
|
|
&mii_parse_dm9161_scsr},
|
|
|
|
{miim_end,}
|
|
|
|
},
|
|
|
|
(struct phy_cmd[]){ /* shutdown */
|
|
|
|
{miim_end,}
|
|
|
|
},
|
2004-06-09 08:34:46 +08:00
|
|
|
};
|
2007-04-21 03:34:48 +08:00
|
|
|
/* a generic flavor. */
|
|
|
|
struct phy_info phy_info_generic = {
|
|
|
|
0,
|
|
|
|
"Unknown/Generic PHY",
|
|
|
|
32,
|
|
|
|
(struct phy_cmd[]) { /* config */
|
|
|
|
{PHY_BMCR, PHY_BMCR_RESET, NULL},
|
|
|
|
{PHY_BMCR, PHY_BMCR_AUTON|PHY_BMCR_RST_NEG, NULL},
|
|
|
|
{miim_end,}
|
|
|
|
},
|
|
|
|
(struct phy_cmd[]) { /* startup */
|
|
|
|
{PHY_BMSR, miim_read, NULL},
|
|
|
|
{PHY_BMSR, miim_read, &mii_parse_sr},
|
|
|
|
{PHY_BMSR, miim_read, &mii_parse_link},
|
|
|
|
{miim_end,}
|
|
|
|
},
|
|
|
|
(struct phy_cmd[]) { /* shutdown */
|
|
|
|
{miim_end,}
|
|
|
|
}
|
|
|
|
};
|
|
|
|
|
2004-06-09 08:34:46 +08:00
|
|
|
|
2005-04-05 07:43:44 +08:00
|
|
|
uint mii_parse_lxt971_sr2(uint mii_reg, struct tsec_private *priv)
|
|
|
|
{
|
2005-04-06 07:32:21 +08:00
|
|
|
unsigned int speed;
|
|
|
|
if (priv->link) {
|
|
|
|
speed = mii_reg & MIIM_LXT971_SR2_SPEED_MASK;
|
|
|
|
|
|
|
|
switch (speed) {
|
|
|
|
case MIIM_LXT971_SR2_10HDX:
|
|
|
|
priv->speed = 10;
|
|
|
|
priv->duplexity = 0;
|
|
|
|
break;
|
|
|
|
case MIIM_LXT971_SR2_10FDX:
|
|
|
|
priv->speed = 10;
|
|
|
|
priv->duplexity = 1;
|
|
|
|
break;
|
|
|
|
case MIIM_LXT971_SR2_100HDX:
|
|
|
|
priv->speed = 100;
|
|
|
|
priv->duplexity = 0;
|
2007-09-11 02:54:56 +08:00
|
|
|
break;
|
2005-04-06 07:32:21 +08:00
|
|
|
default:
|
|
|
|
priv->speed = 100;
|
|
|
|
priv->duplexity = 1;
|
|
|
|
}
|
|
|
|
} else {
|
|
|
|
priv->speed = 0;
|
|
|
|
priv->duplexity = 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
return 0;
|
2005-04-05 07:43:44 +08:00
|
|
|
}
|
|
|
|
|
2005-03-15 07:56:42 +08:00
|
|
|
static struct phy_info phy_info_lxt971 = {
|
|
|
|
0x0001378e,
|
|
|
|
"LXT971",
|
|
|
|
4,
|
2006-10-11 06:03:43 +08:00
|
|
|
(struct phy_cmd[]){ /* config */
|
|
|
|
{MIIM_CR, MIIM_CR_INIT, mii_cr_init}, /* autonegotiate */
|
|
|
|
{miim_end,}
|
|
|
|
},
|
|
|
|
(struct phy_cmd[]){ /* startup - enable interrupts */
|
|
|
|
/* { 0x12, 0x00f2, NULL }, */
|
|
|
|
{MIIM_STATUS, miim_read, NULL},
|
|
|
|
{MIIM_STATUS, miim_read, &mii_parse_sr},
|
|
|
|
{MIIM_LXT971_SR2, miim_read, &mii_parse_lxt971_sr2},
|
|
|
|
{miim_end,}
|
|
|
|
},
|
|
|
|
(struct phy_cmd[]){ /* shutdown - disable interrupts */
|
|
|
|
{miim_end,}
|
|
|
|
},
|
2005-03-15 07:56:42 +08:00
|
|
|
};
|
|
|
|
|
2006-03-13 05:50:55 +08:00
|
|
|
/* Parse the DP83865's link and auto-neg status register for speed and duplex
|
2006-10-11 06:03:43 +08:00
|
|
|
* information
|
|
|
|
*/
|
2006-03-13 05:50:55 +08:00
|
|
|
uint mii_parse_dp83865_lanr(uint mii_reg, struct tsec_private *priv)
|
|
|
|
{
|
|
|
|
switch (mii_reg & MIIM_DP83865_SPD_MASK) {
|
|
|
|
|
|
|
|
case MIIM_DP83865_SPD_1000:
|
|
|
|
priv->speed = 1000;
|
|
|
|
break;
|
|
|
|
|
|
|
|
case MIIM_DP83865_SPD_100:
|
|
|
|
priv->speed = 100;
|
|
|
|
break;
|
|
|
|
|
|
|
|
default:
|
|
|
|
priv->speed = 10;
|
|
|
|
break;
|
|
|
|
|
|
|
|
}
|
|
|
|
|
|
|
|
if (mii_reg & MIIM_DP83865_DPX_FULL)
|
|
|
|
priv->duplexity = 1;
|
|
|
|
else
|
|
|
|
priv->duplexity = 0;
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
struct phy_info phy_info_dp83865 = {
|
|
|
|
0x20005c7,
|
|
|
|
"NatSemi DP83865",
|
|
|
|
4,
|
2006-10-11 06:03:43 +08:00
|
|
|
(struct phy_cmd[]){ /* config */
|
|
|
|
{MIIM_CONTROL, MIIM_DP83865_CR_INIT, NULL},
|
|
|
|
{miim_end,}
|
|
|
|
},
|
|
|
|
(struct phy_cmd[]){ /* startup */
|
|
|
|
/* Status is read once to clear old link state */
|
|
|
|
{MIIM_STATUS, miim_read, NULL},
|
|
|
|
/* Auto-negotiate */
|
|
|
|
{MIIM_STATUS, miim_read, &mii_parse_sr},
|
|
|
|
/* Read the link and auto-neg status */
|
|
|
|
{MIIM_DP83865_LANR, miim_read,
|
|
|
|
&mii_parse_dp83865_lanr},
|
|
|
|
{miim_end,}
|
|
|
|
},
|
|
|
|
(struct phy_cmd[]){ /* shutdown */
|
|
|
|
{miim_end,}
|
|
|
|
},
|
2006-03-13 05:50:55 +08:00
|
|
|
};
|
|
|
|
|
2008-01-11 18:45:28 +08:00
|
|
|
struct phy_info phy_info_rtl8211b = {
|
|
|
|
0x001cc91,
|
|
|
|
"RealTek RTL8211B",
|
|
|
|
4,
|
|
|
|
(struct phy_cmd[]){ /* config */
|
|
|
|
/* Reset and configure the PHY */
|
|
|
|
{MIIM_CONTROL, MIIM_CONTROL_RESET, NULL},
|
|
|
|
{MIIM_GBIT_CONTROL, MIIM_GBIT_CONTROL_INIT, NULL},
|
|
|
|
{MIIM_ANAR, MIIM_ANAR_INIT, NULL},
|
|
|
|
{MIIM_CONTROL, MIIM_CONTROL_RESET, NULL},
|
|
|
|
{MIIM_CONTROL, MIIM_CONTROL_INIT, &mii_cr_init},
|
|
|
|
{miim_end,}
|
|
|
|
},
|
|
|
|
(struct phy_cmd[]){ /* startup */
|
|
|
|
/* Status is read once to clear old link state */
|
|
|
|
{MIIM_STATUS, miim_read, NULL},
|
|
|
|
/* Auto-negotiate */
|
|
|
|
{MIIM_STATUS, miim_read, &mii_parse_sr},
|
|
|
|
/* Read the status */
|
|
|
|
{MIIM_RTL8211B_PHY_STATUS, miim_read, &mii_parse_RTL8211B_sr},
|
|
|
|
{miim_end,}
|
|
|
|
},
|
|
|
|
(struct phy_cmd[]){ /* shutdown */
|
|
|
|
{miim_end,}
|
|
|
|
},
|
|
|
|
};
|
|
|
|
|
2004-06-09 08:34:46 +08:00
|
|
|
struct phy_info *phy_info[] = {
|
|
|
|
&phy_info_cis8204,
|
2006-11-01 08:44:42 +08:00
|
|
|
&phy_info_cis8201,
|
2007-01-17 00:38:14 +08:00
|
|
|
&phy_info_BCM5461S,
|
2007-05-01 05:47:28 +08:00
|
|
|
&phy_info_BCM5464S,
|
2004-06-09 08:34:46 +08:00
|
|
|
&phy_info_M88E1011S,
|
2005-03-15 07:56:42 +08:00
|
|
|
&phy_info_M88E1111S,
|
2008-05-24 06:37:05 +08:00
|
|
|
&phy_info_M88E1118,
|
2006-09-13 23:34:18 +08:00
|
|
|
&phy_info_M88E1145,
|
2007-08-06 07:01:49 +08:00
|
|
|
&phy_info_M88E1149S,
|
2004-06-09 08:34:46 +08:00
|
|
|
&phy_info_dm9161,
|
2005-03-15 07:56:42 +08:00
|
|
|
&phy_info_lxt971,
|
2006-04-27 06:58:56 +08:00
|
|
|
&phy_info_VSC8244,
|
2008-03-28 22:29:45 +08:00
|
|
|
&phy_info_VSC8601,
|
2006-03-13 05:50:55 +08:00
|
|
|
&phy_info_dp83865,
|
2008-01-11 18:45:28 +08:00
|
|
|
&phy_info_rtl8211b,
|
2007-04-21 03:34:48 +08:00
|
|
|
&phy_info_generic,
|
2004-06-09 08:34:46 +08:00
|
|
|
NULL
|
|
|
|
};
|
|
|
|
|
|
|
|
/* Grab the identifier of the device's PHY, and search through
|
2005-03-15 07:56:42 +08:00
|
|
|
* all of the known PHYs to see if one matches. If so, return
|
2006-10-11 06:03:43 +08:00
|
|
|
* it, if not, return NULL
|
|
|
|
*/
|
|
|
|
struct phy_info *get_phy_info(struct eth_device *dev)
|
2004-06-09 08:34:46 +08:00
|
|
|
{
|
|
|
|
struct tsec_private *priv = (struct tsec_private *)dev->priv;
|
|
|
|
uint phy_reg, phy_ID;
|
|
|
|
int i;
|
|
|
|
struct phy_info *theInfo = NULL;
|
|
|
|
|
|
|
|
/* Grab the bits from PHYIR1, and put them in the upper half */
|
|
|
|
phy_reg = read_phy_reg(priv, MIIM_PHYIR1);
|
|
|
|
phy_ID = (phy_reg & 0xffff) << 16;
|
|
|
|
|
|
|
|
/* Grab the bits from PHYIR2, and put them in the lower half */
|
|
|
|
phy_reg = read_phy_reg(priv, MIIM_PHYIR2);
|
|
|
|
phy_ID |= (phy_reg & 0xffff);
|
|
|
|
|
|
|
|
/* loop through all the known PHY types, and find one that */
|
|
|
|
/* matches the ID we read from the PHY. */
|
2006-10-11 06:03:43 +08:00
|
|
|
for (i = 0; phy_info[i]; i++) {
|
2007-05-09 13:54:20 +08:00
|
|
|
if (phy_info[i]->id == (phy_ID >> phy_info[i]->shift)) {
|
2004-06-09 08:34:46 +08:00
|
|
|
theInfo = phy_info[i];
|
2007-05-09 13:54:20 +08:00
|
|
|
break;
|
|
|
|
}
|
2004-06-09 08:34:46 +08:00
|
|
|
}
|
|
|
|
|
2006-10-11 06:03:43 +08:00
|
|
|
if (theInfo == NULL) {
|
2004-06-09 08:34:46 +08:00
|
|
|
printf("%s: PHY id %x is not supported!\n", dev->name, phy_ID);
|
|
|
|
return NULL;
|
|
|
|
} else {
|
2005-09-22 00:20:22 +08:00
|
|
|
debug("%s: PHY is %s (%x)\n", dev->name, theInfo->name, phy_ID);
|
2004-06-09 08:34:46 +08:00
|
|
|
}
|
|
|
|
|
|
|
|
return theInfo;
|
2003-10-16 07:53:47 +08:00
|
|
|
}
|
2004-04-19 05:45:42 +08:00
|
|
|
|
2004-06-09 08:34:46 +08:00
|
|
|
/* Execute the given series of commands on the given device's
|
2006-10-11 06:03:43 +08:00
|
|
|
* PHY, running functions as necessary
|
|
|
|
*/
|
2004-06-09 08:34:46 +08:00
|
|
|
void phy_run_commands(struct tsec_private *priv, struct phy_cmd *cmd)
|
|
|
|
{
|
|
|
|
int i;
|
|
|
|
uint result;
|
|
|
|
volatile tsec_t *phyregs = priv->phyregs;
|
|
|
|
|
|
|
|
phyregs->miimcfg = MIIMCFG_RESET;
|
|
|
|
|
|
|
|
phyregs->miimcfg = MIIMCFG_INIT_VALUE;
|
|
|
|
|
2006-10-11 06:03:43 +08:00
|
|
|
while (phyregs->miimind & MIIMIND_BUSY) ;
|
2004-06-09 08:34:46 +08:00
|
|
|
|
2006-10-11 06:03:43 +08:00
|
|
|
for (i = 0; cmd->mii_reg != miim_end; i++) {
|
|
|
|
if (cmd->mii_data == miim_read) {
|
2004-06-09 08:34:46 +08:00
|
|
|
result = read_phy_reg(priv, cmd->mii_reg);
|
|
|
|
|
2006-10-11 06:03:43 +08:00
|
|
|
if (cmd->funct != NULL)
|
|
|
|
(*(cmd->funct)) (result, priv);
|
2004-06-09 08:34:46 +08:00
|
|
|
|
|
|
|
} else {
|
2006-10-11 06:03:43 +08:00
|
|
|
if (cmd->funct != NULL)
|
|
|
|
result = (*(cmd->funct)) (cmd->mii_reg, priv);
|
2004-06-09 08:34:46 +08:00
|
|
|
else
|
|
|
|
result = cmd->mii_data;
|
|
|
|
|
|
|
|
write_phy_reg(priv, cmd->mii_reg, result);
|
|
|
|
|
|
|
|
}
|
|
|
|
cmd++;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
/* Relocate the function pointers in the phy cmd lists */
|
|
|
|
static void relocate_cmds(void)
|
|
|
|
{
|
|
|
|
struct phy_cmd **cmdlistptr;
|
|
|
|
struct phy_cmd *cmd;
|
2006-10-11 06:03:43 +08:00
|
|
|
int i, j, k;
|
2004-06-09 08:34:46 +08:00
|
|
|
|
2006-10-11 06:03:43 +08:00
|
|
|
for (i = 0; phy_info[i]; i++) {
|
2004-06-09 08:34:46 +08:00
|
|
|
/* First thing's first: relocate the pointers to the
|
|
|
|
* PHY command structures (the structs were done) */
|
2006-10-11 06:03:43 +08:00
|
|
|
phy_info[i] = (struct phy_info *)((uint) phy_info[i]
|
|
|
|
+ gd->reloc_off);
|
2004-06-09 08:34:46 +08:00
|
|
|
phy_info[i]->name += gd->reloc_off;
|
|
|
|
phy_info[i]->config =
|
2006-10-11 06:03:43 +08:00
|
|
|
(struct phy_cmd *)((uint) phy_info[i]->config
|
|
|
|
+ gd->reloc_off);
|
2004-06-09 08:34:46 +08:00
|
|
|
phy_info[i]->startup =
|
2006-10-11 06:03:43 +08:00
|
|
|
(struct phy_cmd *)((uint) phy_info[i]->startup
|
|
|
|
+ gd->reloc_off);
|
2004-06-09 08:34:46 +08:00
|
|
|
phy_info[i]->shutdown =
|
2006-10-11 06:03:43 +08:00
|
|
|
(struct phy_cmd *)((uint) phy_info[i]->shutdown
|
|
|
|
+ gd->reloc_off);
|
2004-06-09 08:34:46 +08:00
|
|
|
|
|
|
|
cmdlistptr = &phy_info[i]->config;
|
2006-10-11 06:03:43 +08:00
|
|
|
j = 0;
|
|
|
|
for (; cmdlistptr <= &phy_info[i]->shutdown; cmdlistptr++) {
|
|
|
|
k = 0;
|
|
|
|
for (cmd = *cmdlistptr;
|
|
|
|
cmd->mii_reg != miim_end;
|
|
|
|
cmd++) {
|
2004-06-09 08:34:46 +08:00
|
|
|
/* Only relocate non-NULL pointers */
|
2006-10-11 06:03:43 +08:00
|
|
|
if (cmd->funct)
|
2004-06-09 08:34:46 +08:00
|
|
|
cmd->funct += gd->reloc_off;
|
|
|
|
|
|
|
|
k++;
|
|
|
|
}
|
|
|
|
j++;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
relocated = 1;
|
|
|
|
}
|
|
|
|
|
2007-07-10 06:39:42 +08:00
|
|
|
#if defined(CONFIG_MII) || defined(CONFIG_CMD_MII) \
|
2005-10-29 04:30:33 +08:00
|
|
|
&& !defined(BITBANGMII)
|
2004-06-09 08:34:46 +08:00
|
|
|
|
2004-04-19 05:45:42 +08:00
|
|
|
/*
|
|
|
|
* Read a MII PHY register.
|
|
|
|
*
|
|
|
|
* Returns:
|
2004-06-09 08:34:46 +08:00
|
|
|
* 0 on success
|
2004-04-19 05:45:42 +08:00
|
|
|
*/
|
2005-10-29 04:30:33 +08:00
|
|
|
static int tsec_miiphy_read(char *devname, unsigned char addr,
|
2006-10-11 06:03:43 +08:00
|
|
|
unsigned char reg, unsigned short *value)
|
2004-04-19 05:45:42 +08:00
|
|
|
{
|
2004-06-09 08:34:46 +08:00
|
|
|
unsigned short ret;
|
2008-01-16 19:40:51 +08:00
|
|
|
struct tsec_private *priv = privlist[0];
|
2004-06-09 08:34:46 +08:00
|
|
|
|
2006-10-11 06:03:43 +08:00
|
|
|
if (NULL == priv) {
|
2004-06-09 08:34:46 +08:00
|
|
|
printf("Can't read PHY at address %d\n", addr);
|
|
|
|
return -1;
|
|
|
|
}
|
2004-04-19 05:45:42 +08:00
|
|
|
|
2008-01-16 19:40:51 +08:00
|
|
|
ret = (unsigned short)read_any_phy_reg(priv, addr, reg);
|
2004-06-09 08:34:46 +08:00
|
|
|
*value = ret;
|
2004-04-19 05:45:42 +08:00
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Write a MII PHY register.
|
|
|
|
*
|
|
|
|
* Returns:
|
2004-06-09 08:34:46 +08:00
|
|
|
* 0 on success
|
2004-04-19 05:45:42 +08:00
|
|
|
*/
|
2005-10-29 04:30:33 +08:00
|
|
|
static int tsec_miiphy_write(char *devname, unsigned char addr,
|
2006-10-11 06:03:43 +08:00
|
|
|
unsigned char reg, unsigned short value)
|
2004-04-19 05:45:42 +08:00
|
|
|
{
|
2008-01-16 19:40:51 +08:00
|
|
|
struct tsec_private *priv = privlist[0];
|
2004-06-09 08:34:46 +08:00
|
|
|
|
2006-10-11 06:03:43 +08:00
|
|
|
if (NULL == priv) {
|
2004-06-09 08:34:46 +08:00
|
|
|
printf("Can't write PHY at address %d\n", addr);
|
|
|
|
return -1;
|
|
|
|
}
|
2004-04-19 05:45:42 +08:00
|
|
|
|
2008-01-16 19:40:51 +08:00
|
|
|
write_any_phy_reg(priv, addr, reg, value);
|
2004-04-19 05:45:42 +08:00
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
2004-06-09 08:34:46 +08:00
|
|
|
|
2007-07-10 06:39:42 +08:00
|
|
|
#endif
|
2004-06-09 08:34:46 +08:00
|
|
|
|
2007-06-11 23:41:07 +08:00
|
|
|
#ifdef CONFIG_MCAST_TFTP
|
|
|
|
|
|
|
|
/* CREDITS: linux gianfar driver, slightly adjusted... thanx. */
|
|
|
|
|
|
|
|
/* Set the appropriate hash bit for the given addr */
|
|
|
|
|
|
|
|
/* The algorithm works like so:
|
|
|
|
* 1) Take the Destination Address (ie the multicast address), and
|
|
|
|
* do a CRC on it (little endian), and reverse the bits of the
|
|
|
|
* result.
|
|
|
|
* 2) Use the 8 most significant bits as a hash into a 256-entry
|
|
|
|
* table. The table is controlled through 8 32-bit registers:
|
|
|
|
* gaddr0-7. gaddr0's MSB is entry 0, and gaddr7's LSB is
|
|
|
|
* gaddr7. This means that the 3 most significant bits in the
|
|
|
|
* hash index which gaddr register to use, and the 5 other bits
|
|
|
|
* indicate which bit (assuming an IBM numbering scheme, which
|
|
|
|
* for PowerPC (tm) is usually the case) in the tregister holds
|
|
|
|
* the entry. */
|
|
|
|
static int
|
|
|
|
tsec_mcast_addr (struct eth_device *dev, u8 mcast_mac, u8 set)
|
|
|
|
{
|
|
|
|
struct tsec_private *priv = privlist[1];
|
|
|
|
volatile tsec_t *regs = priv->regs;
|
|
|
|
volatile u32 *reg_array, value;
|
|
|
|
u8 result, whichbit, whichreg;
|
|
|
|
|
|
|
|
result = (u8)((ether_crc(MAC_ADDR_LEN,mcast_mac) >> 24) & 0xff);
|
|
|
|
whichbit = result & 0x1f; /* the 5 LSB = which bit to set */
|
|
|
|
whichreg = result >> 5; /* the 3 MSB = which reg to set it in */
|
|
|
|
value = (1 << (31-whichbit));
|
|
|
|
|
|
|
|
reg_array = &(regs->hash.gaddr0);
|
|
|
|
|
|
|
|
if (set) {
|
|
|
|
reg_array[whichreg] |= value;
|
|
|
|
} else {
|
|
|
|
reg_array[whichreg] &= ~value;
|
|
|
|
}
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
#endif /* Multicast TFTP ? */
|
|
|
|
|
2003-10-16 07:53:47 +08:00
|
|
|
#endif /* CONFIG_TSEC_ENET */
|