2002-08-27 17:48:53 +08:00
|
|
|
/*
|
|
|
|
* (C) Copyright 2000, 2001
|
|
|
|
* Rich Ireland, Enterasys Networks, rireland@enterasys.com.
|
|
|
|
*
|
|
|
|
* See file CREDITS for list of people who contributed to this
|
|
|
|
* project.
|
|
|
|
*
|
|
|
|
* This program is free software; you can redistribute it and/or
|
|
|
|
* modify it under the terms of the GNU General Public License as
|
|
|
|
* published by the Free Software Foundation; either version 2 of
|
|
|
|
* the License, or (at your option) any later version.
|
|
|
|
*
|
|
|
|
* This program is distributed in the hope that it will be useful,
|
|
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
|
|
* GNU General Public License for more details.
|
|
|
|
*
|
|
|
|
* You should have received a copy of the GNU General Public License
|
|
|
|
* along with this program; if not, write to the Free Software
|
|
|
|
* Foundation, Inc., 59 Temple Place, Suite 330, Boston,
|
|
|
|
* MA 02111-1307 USA
|
|
|
|
*
|
|
|
|
*/
|
|
|
|
|
|
|
|
/*
|
|
|
|
* FPGA support
|
|
|
|
*/
|
|
|
|
#include <common.h>
|
|
|
|
#include <command.h>
|
2007-07-09 06:51:39 +08:00
|
|
|
#if defined(CONFIG_CMD_NET)
|
2002-08-27 17:48:53 +08:00
|
|
|
#include <net.h>
|
|
|
|
#endif
|
2003-06-28 05:31:46 +08:00
|
|
|
#include <fpga.h>
|
2005-01-23 02:13:04 +08:00
|
|
|
#include <malloc.h>
|
2002-08-27 17:48:53 +08:00
|
|
|
|
|
|
|
#if 0
|
|
|
|
#define FPGA_DEBUG
|
|
|
|
#endif
|
|
|
|
|
|
|
|
#ifdef FPGA_DEBUG
|
|
|
|
#define PRINTF(fmt,args...) printf (fmt ,##args)
|
|
|
|
#else
|
|
|
|
#define PRINTF(fmt,args...)
|
|
|
|
#endif
|
|
|
|
|
|
|
|
/* Local functions */
|
2004-01-02 22:00:00 +08:00
|
|
|
static int fpga_get_op (char *opstr);
|
2002-08-27 17:48:53 +08:00
|
|
|
|
|
|
|
/* Local defines */
|
|
|
|
#define FPGA_NONE -1
|
|
|
|
#define FPGA_INFO 0
|
|
|
|
#define FPGA_LOAD 1
|
2005-01-10 02:12:51 +08:00
|
|
|
#define FPGA_LOADB 2
|
2002-08-27 17:48:53 +08:00
|
|
|
#define FPGA_DUMP 3
|
2006-08-15 20:15:51 +08:00
|
|
|
#define FPGA_LOADMK 4
|
2002-08-27 17:48:53 +08:00
|
|
|
|
2005-01-10 02:12:51 +08:00
|
|
|
/* Convert bitstream data and load into the fpga */
|
|
|
|
int fpga_loadbitstream(unsigned long dev, char* fpgadata, size_t size)
|
|
|
|
{
|
2007-12-28 00:12:34 +08:00
|
|
|
#if defined(CONFIG_FPGA_XILINX)
|
2005-08-08 06:14:41 +08:00
|
|
|
unsigned int length;
|
|
|
|
unsigned int swapsize;
|
2005-01-10 02:12:51 +08:00
|
|
|
char buffer[80];
|
2005-08-08 06:14:41 +08:00
|
|
|
unsigned char *dataptr;
|
|
|
|
unsigned int i;
|
2005-01-10 02:12:51 +08:00
|
|
|
int rc;
|
|
|
|
|
2005-10-13 22:45:02 +08:00
|
|
|
dataptr = (unsigned char *)fpgadata;
|
2005-01-10 02:12:51 +08:00
|
|
|
|
2005-08-08 06:14:41 +08:00
|
|
|
/* skip the first bytes of the bitsteam, their meaning is unknown */
|
|
|
|
length = (*dataptr << 8) + *(dataptr+1);
|
|
|
|
dataptr+=2;
|
|
|
|
dataptr+=length;
|
2005-01-10 02:12:51 +08:00
|
|
|
|
|
|
|
/* get design name (identifier, length, string) */
|
2005-08-08 06:14:41 +08:00
|
|
|
length = (*dataptr << 8) + *(dataptr+1);
|
|
|
|
dataptr+=2;
|
2005-01-10 02:12:51 +08:00
|
|
|
if (*dataptr++ != 0x61) {
|
2005-08-08 06:14:41 +08:00
|
|
|
PRINTF ("%s: Design name identifier not recognized in bitstream\n",
|
|
|
|
__FUNCTION__ );
|
2005-01-10 02:12:51 +08:00
|
|
|
return FPGA_FAIL;
|
|
|
|
}
|
|
|
|
|
2005-01-10 02:21:42 +08:00
|
|
|
length = (*dataptr << 8) + *(dataptr+1);
|
2005-01-10 02:12:51 +08:00
|
|
|
dataptr+=2;
|
|
|
|
for(i=0;i<length;i++)
|
2008-07-14 21:19:07 +08:00
|
|
|
buffer[i] = *dataptr++;
|
2005-01-10 02:21:42 +08:00
|
|
|
|
2005-08-08 06:14:41 +08:00
|
|
|
printf(" design filename = \"%s\"\n", buffer);
|
2005-01-10 02:12:51 +08:00
|
|
|
|
|
|
|
/* get part number (identifier, length, string) */
|
|
|
|
if (*dataptr++ != 0x62) {
|
2005-08-08 06:14:41 +08:00
|
|
|
printf("%s: Part number identifier not recognized in bitstream\n",
|
|
|
|
__FUNCTION__ );
|
2005-01-10 02:12:51 +08:00
|
|
|
return FPGA_FAIL;
|
|
|
|
}
|
2005-01-10 02:21:42 +08:00
|
|
|
|
2005-08-08 06:14:41 +08:00
|
|
|
length = (*dataptr << 8) + *(dataptr+1);
|
|
|
|
dataptr+=2;
|
2005-01-10 02:21:42 +08:00
|
|
|
for(i=0;i<length;i++)
|
2008-07-14 21:19:07 +08:00
|
|
|
buffer[i] = *dataptr++;
|
2005-08-08 06:14:41 +08:00
|
|
|
printf(" part number = \"%s\"\n", buffer);
|
2005-01-10 02:21:42 +08:00
|
|
|
|
2005-01-10 02:12:51 +08:00
|
|
|
/* get date (identifier, length, string) */
|
|
|
|
if (*dataptr++ != 0x63) {
|
2005-08-08 06:14:41 +08:00
|
|
|
printf("%s: Date identifier not recognized in bitstream\n",
|
|
|
|
__FUNCTION__);
|
2005-01-10 02:12:51 +08:00
|
|
|
return FPGA_FAIL;
|
|
|
|
}
|
2005-01-10 02:21:42 +08:00
|
|
|
|
2005-08-08 06:14:41 +08:00
|
|
|
length = (*dataptr << 8) + *(dataptr+1);
|
|
|
|
dataptr+=2;
|
2005-01-10 02:12:51 +08:00
|
|
|
for(i=0;i<length;i++)
|
2008-07-14 21:19:07 +08:00
|
|
|
buffer[i] = *dataptr++;
|
2005-08-08 06:14:41 +08:00
|
|
|
printf(" date = \"%s\"\n", buffer);
|
2005-01-10 02:12:51 +08:00
|
|
|
|
|
|
|
/* get time (identifier, length, string) */
|
|
|
|
if (*dataptr++ != 0x64) {
|
2005-08-08 06:14:41 +08:00
|
|
|
printf("%s: Time identifier not recognized in bitstream\n",__FUNCTION__);
|
2005-01-10 02:12:51 +08:00
|
|
|
return FPGA_FAIL;
|
|
|
|
}
|
2005-01-10 02:21:42 +08:00
|
|
|
|
2005-08-08 06:14:41 +08:00
|
|
|
length = (*dataptr << 8) + *(dataptr+1);
|
|
|
|
dataptr+=2;
|
2005-01-10 02:12:51 +08:00
|
|
|
for(i=0;i<length;i++)
|
2008-07-14 21:19:07 +08:00
|
|
|
buffer[i] = *dataptr++;
|
2005-08-08 06:14:41 +08:00
|
|
|
printf(" time = \"%s\"\n", buffer);
|
2005-01-10 02:21:42 +08:00
|
|
|
|
2005-01-10 02:12:51 +08:00
|
|
|
/* get fpga data length (identifier, length) */
|
|
|
|
if (*dataptr++ != 0x65) {
|
2005-08-08 06:14:41 +08:00
|
|
|
printf("%s: Data length identifier not recognized in bitstream\n",
|
|
|
|
__FUNCTION__);
|
2005-01-10 02:12:51 +08:00
|
|
|
return FPGA_FAIL;
|
|
|
|
}
|
2005-08-10 21:14:32 +08:00
|
|
|
swapsize = ((unsigned int) *dataptr <<24) +
|
|
|
|
((unsigned int) *(dataptr+1) <<16) +
|
|
|
|
((unsigned int) *(dataptr+2) <<8 ) +
|
2005-08-08 06:14:41 +08:00
|
|
|
((unsigned int) *(dataptr+3) ) ;
|
2005-01-10 02:12:51 +08:00
|
|
|
dataptr+=4;
|
2005-08-08 06:14:41 +08:00
|
|
|
printf(" bytes in bitstream = %d\n", swapsize);
|
2005-01-10 02:21:42 +08:00
|
|
|
|
2007-12-28 00:13:11 +08:00
|
|
|
rc = fpga_load(dev, dataptr, swapsize);
|
2005-01-10 02:12:51 +08:00
|
|
|
return rc;
|
|
|
|
#else
|
2005-08-08 06:14:41 +08:00
|
|
|
printf("Bitstream support only for Xilinx devices\n");
|
2005-01-10 02:12:51 +08:00
|
|
|
return FPGA_FAIL;
|
|
|
|
#endif
|
|
|
|
}
|
|
|
|
|
2002-08-27 17:48:53 +08:00
|
|
|
/* ------------------------------------------------------------------------- */
|
|
|
|
/* command form:
|
|
|
|
* fpga <op> <device number> <data addr> <datasize>
|
|
|
|
* where op is 'load', 'dump', or 'info'
|
|
|
|
* If there is no device number field, the fpga environment variable is used.
|
|
|
|
* If there is no data addr field, the fpgadata environment variable is used.
|
|
|
|
* The info command requires no data address field.
|
|
|
|
*/
|
2010-06-29 04:00:46 +08:00
|
|
|
int do_fpga (cmd_tbl_t * cmdtp, int flag, int argc, char * const argv[])
|
2002-08-27 17:48:53 +08:00
|
|
|
{
|
2004-01-02 22:00:00 +08:00
|
|
|
int op, dev = FPGA_INVALID_DEVICE;
|
|
|
|
size_t data_size = 0;
|
|
|
|
void *fpga_data = NULL;
|
|
|
|
char *devstr = getenv ("fpga");
|
|
|
|
char *datastr = getenv ("fpgadata");
|
|
|
|
int rc = FPGA_FAIL;
|
2010-10-19 15:22:52 +08:00
|
|
|
int wrong_parms = 0;
|
2008-03-12 17:33:01 +08:00
|
|
|
#if defined (CONFIG_FIT)
|
|
|
|
const char *fit_uname = NULL;
|
|
|
|
ulong fit_addr;
|
|
|
|
#endif
|
2004-01-02 22:00:00 +08:00
|
|
|
|
|
|
|
if (devstr)
|
|
|
|
dev = (int) simple_strtoul (devstr, NULL, 16);
|
|
|
|
if (datastr)
|
|
|
|
fpga_data = (void *) simple_strtoul (datastr, NULL, 16);
|
|
|
|
|
|
|
|
switch (argc) {
|
|
|
|
case 5: /* fpga <op> <dev> <data> <datasize> */
|
|
|
|
data_size = simple_strtoul (argv[4], NULL, 16);
|
2008-03-12 17:33:01 +08:00
|
|
|
|
2004-01-02 22:00:00 +08:00
|
|
|
case 4: /* fpga <op> <dev> <data> */
|
2008-03-12 17:33:01 +08:00
|
|
|
#if defined(CONFIG_FIT)
|
|
|
|
if (fit_parse_subimage (argv[3], (ulong)fpga_data,
|
|
|
|
&fit_addr, &fit_uname)) {
|
|
|
|
fpga_data = (void *)fit_addr;
|
|
|
|
debug ("* fpga: subimage '%s' from FIT image at 0x%08lx\n",
|
|
|
|
fit_uname, fit_addr);
|
|
|
|
} else
|
|
|
|
#endif
|
|
|
|
{
|
|
|
|
fpga_data = (void *) simple_strtoul (argv[3], NULL, 16);
|
|
|
|
debug ("* fpga: cmdline image address = 0x%08lx\n", (ulong)fpga_data);
|
|
|
|
}
|
2005-08-08 06:14:41 +08:00
|
|
|
PRINTF ("%s: fpga_data = 0x%x\n", __FUNCTION__, (uint) fpga_data);
|
2008-03-12 17:33:01 +08:00
|
|
|
|
2004-01-02 22:00:00 +08:00
|
|
|
case 3: /* fpga <op> <dev | data addr> */
|
|
|
|
dev = (int) simple_strtoul (argv[2], NULL, 16);
|
2005-08-08 06:14:41 +08:00
|
|
|
PRINTF ("%s: device = %d\n", __FUNCTION__, dev);
|
2004-01-02 22:00:00 +08:00
|
|
|
/* FIXME - this is a really weak test */
|
|
|
|
if ((argc == 3) && (dev > fpga_count ())) { /* must be buffer ptr */
|
2005-08-10 21:14:32 +08:00
|
|
|
PRINTF ("%s: Assuming buffer pointer in arg 3\n",
|
2005-08-08 06:14:41 +08:00
|
|
|
__FUNCTION__);
|
2008-03-12 17:33:01 +08:00
|
|
|
|
|
|
|
#if defined(CONFIG_FIT)
|
|
|
|
if (fit_parse_subimage (argv[2], (ulong)fpga_data,
|
|
|
|
&fit_addr, &fit_uname)) {
|
|
|
|
fpga_data = (void *)fit_addr;
|
|
|
|
debug ("* fpga: subimage '%s' from FIT image at 0x%08lx\n",
|
|
|
|
fit_uname, fit_addr);
|
|
|
|
} else
|
|
|
|
#endif
|
|
|
|
{
|
|
|
|
fpga_data = (void *) dev;
|
|
|
|
debug ("* fpga: cmdline image address = 0x%08lx\n", (ulong)fpga_data);
|
|
|
|
}
|
|
|
|
|
2005-08-08 06:14:41 +08:00
|
|
|
PRINTF ("%s: fpga_data = 0x%x\n",
|
|
|
|
__FUNCTION__, (uint) fpga_data);
|
2004-01-02 22:00:00 +08:00
|
|
|
dev = FPGA_INVALID_DEVICE; /* reset device num */
|
|
|
|
}
|
2008-03-12 17:33:01 +08:00
|
|
|
|
2004-01-02 22:00:00 +08:00
|
|
|
case 2: /* fpga <op> */
|
|
|
|
op = (int) fpga_get_op (argv[1]);
|
|
|
|
break;
|
2008-03-12 17:33:01 +08:00
|
|
|
|
2004-01-02 22:00:00 +08:00
|
|
|
default:
|
2005-08-08 06:14:41 +08:00
|
|
|
PRINTF ("%s: Too many or too few args (%d)\n",
|
|
|
|
__FUNCTION__, argc);
|
2004-01-02 22:00:00 +08:00
|
|
|
op = FPGA_NONE; /* force usage display */
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
|
2010-10-19 15:22:52 +08:00
|
|
|
if (dev == FPGA_INVALID_DEVICE) {
|
|
|
|
puts("FPGA device not specified\n");
|
|
|
|
op = FPGA_NONE;
|
|
|
|
}
|
|
|
|
|
|
|
|
switch (op) {
|
|
|
|
case FPGA_NONE:
|
|
|
|
case FPGA_INFO:
|
|
|
|
break;
|
|
|
|
case FPGA_LOAD:
|
|
|
|
case FPGA_LOADB:
|
|
|
|
case FPGA_DUMP:
|
|
|
|
if (!fpga_data || !data_size)
|
|
|
|
wrong_parms = 1;
|
|
|
|
break;
|
|
|
|
case FPGA_LOADMK:
|
|
|
|
if (!fpga_data)
|
|
|
|
wrong_parms = 1;
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
|
|
|
|
if (wrong_parms) {
|
|
|
|
puts("Wrong parameters for FPGA request\n");
|
|
|
|
op = FPGA_NONE;
|
|
|
|
}
|
|
|
|
|
2004-01-02 22:00:00 +08:00
|
|
|
switch (op) {
|
|
|
|
case FPGA_NONE:
|
2010-07-17 07:06:04 +08:00
|
|
|
return cmd_usage(cmdtp);
|
2004-01-02 22:00:00 +08:00
|
|
|
|
|
|
|
case FPGA_INFO:
|
|
|
|
rc = fpga_info (dev);
|
|
|
|
break;
|
|
|
|
|
|
|
|
case FPGA_LOAD:
|
|
|
|
rc = fpga_load (dev, fpga_data, data_size);
|
|
|
|
break;
|
|
|
|
|
2005-01-10 02:12:51 +08:00
|
|
|
case FPGA_LOADB:
|
|
|
|
rc = fpga_loadbitstream(dev, fpga_data, data_size);
|
|
|
|
break;
|
|
|
|
|
2006-08-15 20:15:51 +08:00
|
|
|
case FPGA_LOADMK:
|
2008-02-29 21:58:34 +08:00
|
|
|
switch (genimg_get_format (fpga_data)) {
|
2008-02-04 15:28:09 +08:00
|
|
|
case IMAGE_FORMAT_LEGACY:
|
|
|
|
{
|
|
|
|
image_header_t *hdr = (image_header_t *)fpga_data;
|
|
|
|
ulong data;
|
|
|
|
|
|
|
|
data = (ulong)image_get_data (hdr);
|
|
|
|
data_size = image_get_data_size (hdr);
|
|
|
|
rc = fpga_load (dev, (void *)data, data_size);
|
2006-08-15 20:15:51 +08:00
|
|
|
}
|
2008-02-04 15:28:09 +08:00
|
|
|
break;
|
|
|
|
#if defined(CONFIG_FIT)
|
|
|
|
case IMAGE_FORMAT_FIT:
|
2008-03-12 17:33:01 +08:00
|
|
|
{
|
|
|
|
const void *fit_hdr = (const void *)fpga_data;
|
|
|
|
int noffset;
|
2011-07-30 21:33:49 +08:00
|
|
|
const void *fit_data;
|
2008-03-12 17:33:01 +08:00
|
|
|
|
|
|
|
if (fit_uname == NULL) {
|
|
|
|
puts ("No FIT subimage unit name\n");
|
|
|
|
return 1;
|
|
|
|
}
|
|
|
|
|
|
|
|
if (!fit_check_format (fit_hdr)) {
|
|
|
|
puts ("Bad FIT image format\n");
|
|
|
|
return 1;
|
|
|
|
}
|
|
|
|
|
|
|
|
/* get fpga component image node offset */
|
|
|
|
noffset = fit_image_get_node (fit_hdr, fit_uname);
|
|
|
|
if (noffset < 0) {
|
|
|
|
printf ("Can't find '%s' FIT subimage\n", fit_uname);
|
|
|
|
return 1;
|
|
|
|
}
|
|
|
|
|
|
|
|
/* verify integrity */
|
|
|
|
if (!fit_image_check_hashes (fit_hdr, noffset)) {
|
|
|
|
puts ("Bad Data Hash\n");
|
|
|
|
return 1;
|
|
|
|
}
|
|
|
|
|
|
|
|
/* get fpga subimage data address and length */
|
|
|
|
if (fit_image_get_data (fit_hdr, noffset, &fit_data, &data_size)) {
|
|
|
|
puts ("Could not find fpga subimage data\n");
|
|
|
|
return 1;
|
|
|
|
}
|
|
|
|
|
|
|
|
rc = fpga_load (dev, fit_data, data_size);
|
|
|
|
}
|
2008-02-04 15:28:09 +08:00
|
|
|
break;
|
|
|
|
#endif
|
|
|
|
default:
|
|
|
|
puts ("** Unknown image type\n");
|
|
|
|
rc = FPGA_FAIL;
|
|
|
|
break;
|
2006-08-15 20:15:51 +08:00
|
|
|
}
|
|
|
|
break;
|
|
|
|
|
2004-01-02 22:00:00 +08:00
|
|
|
case FPGA_DUMP:
|
|
|
|
rc = fpga_dump (dev, fpga_data, data_size);
|
|
|
|
break;
|
|
|
|
|
|
|
|
default:
|
2005-08-08 06:14:41 +08:00
|
|
|
printf ("Unknown operation\n");
|
2010-07-17 07:06:04 +08:00
|
|
|
return cmd_usage(cmdtp);
|
2004-01-02 22:00:00 +08:00
|
|
|
}
|
|
|
|
return (rc);
|
2002-08-27 17:48:53 +08:00
|
|
|
}
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Map op to supported operations. We don't use a table since we
|
|
|
|
* would just have to relocate it from flash anyway.
|
|
|
|
*/
|
2004-01-02 22:00:00 +08:00
|
|
|
static int fpga_get_op (char *opstr)
|
2002-08-27 17:48:53 +08:00
|
|
|
{
|
|
|
|
int op = FPGA_NONE;
|
|
|
|
|
|
|
|
if (!strcmp ("info", opstr)) {
|
|
|
|
op = FPGA_INFO;
|
2005-01-10 02:12:51 +08:00
|
|
|
} else if (!strcmp ("loadb", opstr)) {
|
|
|
|
op = FPGA_LOADB;
|
2004-01-02 22:00:00 +08:00
|
|
|
} else if (!strcmp ("load", opstr)) {
|
2002-08-27 17:48:53 +08:00
|
|
|
op = FPGA_LOAD;
|
2006-08-15 20:15:51 +08:00
|
|
|
} else if (!strcmp ("loadmk", opstr)) {
|
|
|
|
op = FPGA_LOADMK;
|
2004-01-02 22:00:00 +08:00
|
|
|
} else if (!strcmp ("dump", opstr)) {
|
2002-08-27 17:48:53 +08:00
|
|
|
op = FPGA_DUMP;
|
|
|
|
}
|
|
|
|
|
2004-01-02 22:00:00 +08:00
|
|
|
if (op == FPGA_NONE) {
|
2002-08-27 17:48:53 +08:00
|
|
|
printf ("Unknown fpga operation \"%s\"\n", opstr);
|
|
|
|
}
|
|
|
|
return op;
|
|
|
|
}
|
|
|
|
|
2004-01-02 22:00:00 +08:00
|
|
|
U_BOOT_CMD (fpga, 6, 1, do_fpga,
|
2010-10-19 15:22:52 +08:00
|
|
|
"loadable FPGA image support",
|
|
|
|
"[operation type] [device number] [image address] [image size]\n"
|
|
|
|
"fpga operations:\n"
|
|
|
|
" dump\t[dev]\t\t\tLoad device to memory buffer\n"
|
|
|
|
" info\t[dev]\t\t\tlist known device information\n"
|
|
|
|
" load\t[dev] [address] [size]\tLoad device from memory buffer\n"
|
|
|
|
" loadb\t[dev] [address] [size]\t"
|
|
|
|
"Load device from bitstream buffer (Xilinx only)\n"
|
|
|
|
" loadmk [dev] [address]\tLoad device generated with mkimage"
|
2008-03-12 17:33:01 +08:00
|
|
|
#if defined(CONFIG_FIT)
|
2010-10-19 15:22:52 +08:00
|
|
|
"\n"
|
|
|
|
"\tFor loadmk operating on FIT format uImage address must include\n"
|
|
|
|
"\tsubimage unit name in the form of addr:<subimg_uname>"
|
2008-03-12 17:33:01 +08:00
|
|
|
#endif
|
|
|
|
);
|