mirror of
https://github.com/qemu/qemu.git
synced 2024-11-29 06:43:37 +08:00
ac1970fbe8
Currently we use a global radix tree to dispatch memory access. This only works with a single address space; to support multiple address spaces we make the radix tree a member of AddressSpace (via an intermediate structure AddressSpaceDispatch to avoid exposing too many internals). A side effect is that address_space_io also gains a dispatch table. When we remove all the pre-memory-API I/O registrations, we can use that for dispatching I/O and get rid of the original I/O dispatch. Signed-off-by: Avi Kivity <avi@redhat.com>
47 lines
1.9 KiB
C
47 lines
1.9 KiB
C
/*
|
|
* Common CPU TLB handling
|
|
*
|
|
* Copyright (c) 2003 Fabrice Bellard
|
|
*
|
|
* This library is free software; you can redistribute it and/or
|
|
* modify it under the terms of the GNU Lesser General Public
|
|
* License as published by the Free Software Foundation; either
|
|
* version 2 of the License, or (at your option) any later version.
|
|
*
|
|
* This library is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
|
|
* Lesser General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU Lesser General Public
|
|
* License along with this library; if not, see <http://www.gnu.org/licenses/>.
|
|
*/
|
|
#ifndef CPUTLB_H
|
|
#define CPUTLB_H
|
|
|
|
#if !defined(CONFIG_USER_ONLY)
|
|
/* cputlb.c */
|
|
void tlb_protect_code(ram_addr_t ram_addr);
|
|
void tlb_unprotect_code_phys(CPUArchState *env, ram_addr_t ram_addr,
|
|
target_ulong vaddr);
|
|
void tlb_reset_dirty_range(CPUTLBEntry *tlb_entry, uintptr_t start,
|
|
uintptr_t length);
|
|
MemoryRegionSection *phys_page_find(struct AddressSpaceDispatch *d,
|
|
target_phys_addr_t index);
|
|
void cpu_tlb_reset_dirty_all(ram_addr_t start1, ram_addr_t length);
|
|
void tlb_set_dirty(CPUArchState *env, target_ulong vaddr);
|
|
extern int tlb_flush_count;
|
|
|
|
/* exec.c */
|
|
void tb_flush_jmp_cache(CPUArchState *env, target_ulong addr);
|
|
target_phys_addr_t memory_region_section_get_iotlb(CPUArchState *env,
|
|
MemoryRegionSection *section,
|
|
target_ulong vaddr,
|
|
target_phys_addr_t paddr,
|
|
int prot,
|
|
target_ulong *address);
|
|
bool memory_region_is_unassigned(MemoryRegion *mr);
|
|
|
|
#endif
|
|
#endif
|