mirror of
https://github.com/qemu/qemu.git
synced 2024-11-28 06:13:46 +08:00
01bc435b44
MIPS Release 6 provides multi-threading features which replace pre-R6 MT Module. CP0.Config3.MT is always 0 in R6, instead there is new CP0.Config5.VP (Virtual Processor) bit which indicates presence of multi-threading support which includes CP0.GlobalNumber register and DVP/EVP instructions. Signed-off-by: Yongbok Kim <yongbok.kim@imgtec.com> Signed-off-by: Leon Alrae <leon.alrae@imgtec.com> |
||
---|---|---|
.. | ||
cpu-qom.h | ||
cpu.c | ||
cpu.h | ||
dsp_helper.c | ||
gdbstub.c | ||
helper.c | ||
helper.h | ||
kvm_mips.h | ||
kvm.c | ||
lmi_helper.c | ||
machine.c | ||
Makefile.objs | ||
mips-defs.h | ||
mips-semi.c | ||
msa_helper.c | ||
op_helper.c | ||
TODO | ||
translate_init.c | ||
translate.c |