mirror of
https://github.com/qemu/qemu.git
synced 2024-12-14 06:53:43 +08:00
d8bdf97972
Previously this device created N subdevices which each owned an i2c bus. Now this device simply owns the N i2c busses directly. Tested: Verified devices behind mux are still accessible via qmp and i2c from within an arm32 SoC. Reviewed-by: Hao Wu <wuhaotsh@google.com> Signed-off-by: Patrick Venture <venture@google.com> Reviewed-by: Philippe Mathieu-Daudé <f4bug@amsat.org> Tested-by: Philippe Mathieu-Daudé <f4bug@amsat.org> Message-id: 20220202164533.1283668-1-venture@google.com Signed-off-by: Peter Maydell <peter.maydell@linaro.org> |
||
---|---|---|
.. | ||
aspeed_i2c.c | ||
bitbang_i2c.c | ||
core.c | ||
exynos4210_i2c.c | ||
i2c_mux_pca954x.c | ||
imx_i2c.c | ||
Kconfig | ||
meson.build | ||
microbit_i2c.c | ||
mpc_i2c.c | ||
npcm7xx_smbus.c | ||
omap_i2c.c | ||
pm_smbus.c | ||
pmbus_device.c | ||
ppc4xx_i2c.c | ||
smbus_eeprom.c | ||
smbus_ich9.c | ||
smbus_master.c | ||
smbus_slave.c | ||
trace-events | ||
trace.h | ||
versatile_i2c.c |