mirror of
https://github.com/qemu/qemu.git
synced 2024-12-18 17:53:40 +08:00
27d6dea3d7
The NRF51 series SoC have 3 timer peripherals, each having 4 counters. To help differentiate which peripheral is accessed, display the timer ID in the trace events. Signed-off-by: Philippe Mathieu-Daudé <f4bug@amsat.org> Reviewed-by: Richard Henderson <richard.henderson@linaro.org> Message-id: 20200504072822.18799-4-f4bug@amsat.org Signed-off-by: Peter Maydell <peter.maydell@linaro.org> |
||
---|---|---|
.. | ||
a9gtimer.h | ||
allwinner-a10-pit.h | ||
arm_mptimer.h | ||
armv7m_systick.h | ||
aspeed_timer.h | ||
bcm2835_systmr.h | ||
cmsdk-apb-dualtimer.h | ||
cmsdk-apb-timer.h | ||
digic-timer.h | ||
hpet.h | ||
i8254_internal.h | ||
i8254.h | ||
imx_epit.h | ||
imx_gpt.h | ||
mips_gictimer.h | ||
mss-timer.h | ||
nrf51_timer.h | ||
stm32f2xx_timer.h |