mirror of
https://github.com/qemu/qemu.git
synced 2024-11-26 21:23:33 +08:00
1f93a6e4f3
Cluster Power Controller (CPC) is responsible for power management in multiprocessing system. It provides registers to control the power and the clock frequency of the individual elements in the system. This patch implements only three registers that are used to control the power state of each VP on a single core: * VP Run is a write-only register used to set each VP to the run state * VP Stop is a write-only register used to set each VP to the suspend state * VP Running is a read-only register indicating the run state of each VP Signed-off-by: Leon Alrae <leon.alrae@imgtec.com>
48 lines
1.5 KiB
C
48 lines
1.5 KiB
C
/*
|
|
* Cluster Power Controller emulation
|
|
*
|
|
* Copyright (c) 2016 Imagination Technologies
|
|
*
|
|
* This library is free software; you can redistribute it and/or
|
|
* modify it under the terms of the GNU Lesser General Public
|
|
* License as published by the Free Software Foundation; either
|
|
* version 2 of the License, or (at your option) any later version.
|
|
*
|
|
* This library is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
|
|
* Lesser General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU Lesser General Public
|
|
* License along with this library; if not, see <http://www.gnu.org/licenses/>.
|
|
*/
|
|
|
|
#ifndef MIPS_CPC_H
|
|
#define MIPS_CPC_H
|
|
|
|
#define CPC_ADDRSPACE_SZ 0x6000
|
|
|
|
/* CPC blocks offsets relative to base address */
|
|
#define CPC_CL_BASE_OFS 0x2000
|
|
#define CPC_CO_BASE_OFS 0x4000
|
|
|
|
/* CPC register offsets relative to block offsets */
|
|
#define CPC_VP_STOP_OFS 0x20
|
|
#define CPC_VP_RUN_OFS 0x28
|
|
#define CPC_VP_RUNNING_OFS 0x30
|
|
|
|
#define TYPE_MIPS_CPC "mips-cpc"
|
|
#define MIPS_CPC(obj) OBJECT_CHECK(MIPSCPCState, (obj), TYPE_MIPS_CPC)
|
|
|
|
typedef struct MIPSCPCState {
|
|
SysBusDevice parent_obj;
|
|
|
|
uint32_t num_vp;
|
|
uint64_t vp_start_running; /* VPs running from restart */
|
|
|
|
MemoryRegion mr;
|
|
uint64_t vp_running; /* Indicates which VPs are in the run state */
|
|
} MIPSCPCState;
|
|
|
|
#endif /* MIPS_CPC_H */
|