mirror of
https://github.com/qemu/qemu.git
synced 2024-12-03 08:43:38 +08:00
dfc84745bb
The interrupt controller mask register (PICMR) allows writing any value to any of the 32 interrupt mask bits. Writing a 0 masks the interrupt writing a 1 unmasks (enables) the the interrupt. For some reason the old code was or'ing the write values to the PICMR meaning it was not possible to ever mask a interrupt once it was enabled. I have tested this by running linux 4.18 and my regular checks, I don't see any issues. Reported-by: Davidson Francis <davidsondfgl@gmail.com> Reviewed-by: Richard Henderson <richard.henderson@linaro.org> Signed-off-by: Stafford Horne <shorne@gmail.com> |
||
|---|---|---|
| .. | ||
| cpu.c | ||
| cpu.h | ||
| disas.c | ||
| exception_helper.c | ||
| exception.c | ||
| exception.h | ||
| fpu_helper.c | ||
| gdbstub.c | ||
| helper.h | ||
| insns.decode | ||
| interrupt_helper.c | ||
| interrupt.c | ||
| machine.c | ||
| Makefile.objs | ||
| mmu.c | ||
| sys_helper.c | ||
| translate.c | ||