mirror of
https://github.com/qemu/qemu.git
synced 2024-12-17 09:13:44 +08:00
4134083f80
Let the register allocator handle such immediates by matching only what one insn can achieve. Reviewed-by: Ilya Leoshkevich <iii@linux.ibm.com> Signed-off-by: Richard Henderson <richard.henderson@linaro.org>
27 lines
669 B
C
27 lines
669 B
C
/* SPDX-License-Identifier: MIT */
|
|
/*
|
|
* Define S390 target-specific operand constraints.
|
|
* Copyright (c) 2021 Linaro
|
|
*/
|
|
|
|
/*
|
|
* Define constraint letters for register sets:
|
|
* REGS(letter, register_mask)
|
|
*/
|
|
REGS('r', ALL_GENERAL_REGS)
|
|
REGS('L', ALL_GENERAL_REGS & ~SOFTMMU_RESERVE_REGS)
|
|
REGS('v', ALL_VECTOR_REGS)
|
|
REGS('o', 0xaaaa) /* odd numbered general regs */
|
|
|
|
/*
|
|
* Define constraint letters for constants:
|
|
* CONST(letter, TCG_CT_CONST_* bit set)
|
|
*/
|
|
CONST('A', TCG_CT_CONST_S33)
|
|
CONST('I', TCG_CT_CONST_S16)
|
|
CONST('J', TCG_CT_CONST_S32)
|
|
CONST('K', TCG_CT_CONST_P32)
|
|
CONST('N', TCG_CT_CONST_INV)
|
|
CONST('R', TCG_CT_CONST_INVRISBG)
|
|
CONST('Z', TCG_CT_CONST_ZERO)
|