mirror of
https://github.com/qemu/qemu.git
synced 2024-11-30 07:13:38 +08:00
c3513c836e
Missing break when this feature was added in 89e71e873d
("target/openrisc: implement shadow registers"). This was causing
strange issues as we get writes into the translation block jump cache
and other bits of state.
Fixes: 89e71e873d ("target/openrisc: implement shadow registers")
Reviewed-by: Philippe Mathieu-Daudé <f4bug@amsat.org>
Signed-off-by: Richard Henderson <richard.henderson@linaro.org>
Signed-off-by: Stafford Horne <shorne@gmail.com>
|
||
|---|---|---|
| .. | ||
| cpu.c | ||
| cpu.h | ||
| exception_helper.c | ||
| exception.c | ||
| exception.h | ||
| fpu_helper.c | ||
| gdbstub.c | ||
| helper.h | ||
| insns.decode | ||
| interrupt_helper.c | ||
| interrupt.c | ||
| machine.c | ||
| Makefile.objs | ||
| mmu_helper.c | ||
| mmu.c | ||
| sys_helper.c | ||
| translate.c | ||