mirror of
https://github.com/qemu/qemu.git
synced 2024-12-12 21:23:36 +08:00
bb593904c1
On ppc machines with hash table MMUs, the special purpose register SDR1 contains both the base address of the encoded size (hashed) page tables. At present, we interpret the SDR1 value within the address translation path. But because the encodings of the size for 32-bit and 64-bit are different this makes for a confusing branch on the MMU type with a bunch of curly shifts and masks in the middle of the translate path. This patch cleans things up by moving the interpretation on SDR1 into the helper function handling the write to the register. This leaves a simple pre-sanitized base address and mask for the hash table in the CPUState structure which is easier to work with in the translation path. This makes the translation path more readable. It addresses the FIXME comment currently in the mtsdr1 helper, by validating the SDR1 value during interpretation. Finally it opens the way for emulating a pSeries-style partition where the hash table used for translation is not mapped into the guests's RAM. Signed-off-by: David Gibson <dwg@au1.ibm.com> Signed-off-by: Alexander Graf <agraf@suse.de> |
||
---|---|---|
.. | ||
cpu.h | ||
exec.h | ||
helper_regs.h | ||
helper.c | ||
helper.h | ||
kvm_ppc.c | ||
kvm_ppc.h | ||
kvm.c | ||
machine.c | ||
mfrom_table_gen.c | ||
mfrom_table.c | ||
op_helper.c | ||
STATUS | ||
translate_init.c | ||
translate.c |