mirror of
https://github.com/qemu/qemu.git
synced 2024-11-30 07:13:38 +08:00
e37e863f5e
git-svn-id: svn://svn.savannah.nongnu.org/qemu/trunk@1505 c046a42c-6fe2-441c-8c8c-71466251a162
248 lines
6.9 KiB
C
248 lines
6.9 KiB
C
#if !defined (__MIPS_CPU_H__)
|
|
#define __MIPS_CPU_H__
|
|
|
|
#include "mips-defs.h"
|
|
#include "cpu-defs.h"
|
|
#include "config.h"
|
|
#include "softfloat.h"
|
|
|
|
typedef union fpr_t fpr_t;
|
|
union fpr_t {
|
|
double d;
|
|
float f;
|
|
uint32_t u[2];
|
|
};
|
|
|
|
#if defined(MIPS_USES_R4K_TLB)
|
|
typedef struct tlb_t tlb_t;
|
|
struct tlb_t {
|
|
target_ulong VPN;
|
|
target_ulong end;
|
|
uint8_t ASID;
|
|
uint8_t G;
|
|
uint8_t C[2];
|
|
uint8_t V[2];
|
|
uint8_t D[2];
|
|
target_ulong PFN[2];
|
|
};
|
|
#endif
|
|
|
|
typedef struct CPUMIPSState CPUMIPSState;
|
|
struct CPUMIPSState {
|
|
/* General integer registers */
|
|
target_ulong gpr[32];
|
|
/* Special registers */
|
|
target_ulong PC;
|
|
uint32_t HI, LO;
|
|
uint32_t DCR; /* ? */
|
|
#if defined(MIPS_USES_FPU)
|
|
/* Floating point registers */
|
|
fpr_t fpr[16];
|
|
/* Floating point special purpose registers */
|
|
uint32_t fcr0;
|
|
uint32_t fcr25;
|
|
uint32_t fcr26;
|
|
uint32_t fcr28;
|
|
uint32_t fcsr;
|
|
#endif
|
|
#if defined(MIPS_USES_R4K_TLB)
|
|
tlb_t tlb[16];
|
|
#endif
|
|
uint32_t CP0_index;
|
|
uint32_t CP0_random;
|
|
uint32_t CP0_EntryLo0;
|
|
uint32_t CP0_EntryLo1;
|
|
uint32_t CP0_Context;
|
|
uint32_t CP0_PageMask;
|
|
uint32_t CP0_Wired;
|
|
uint32_t CP0_BadVAddr;
|
|
uint32_t CP0_Count;
|
|
uint32_t CP0_EntryHi;
|
|
uint32_t CP0_Compare;
|
|
uint32_t CP0_Status;
|
|
#define CP0St_CU3 31
|
|
#define CP0St_CU2 30
|
|
#define CP0St_CU1 29
|
|
#define CP0St_CU0 28
|
|
#define CP0St_RP 27
|
|
#define CP0St_RE 25
|
|
#define CP0St_BEV 22
|
|
#define CP0St_TS 21
|
|
#define CP0St_SR 20
|
|
#define CP0St_NMI 19
|
|
#define CP0St_IM 8
|
|
#define CP0St_UM 4
|
|
#define CP0St_ERL 2
|
|
#define CP0St_EXL 1
|
|
#define CP0St_IE 0
|
|
uint32_t CP0_Cause;
|
|
#define CP0Ca_IV 23
|
|
uint32_t CP0_EPC;
|
|
uint32_t CP0_PRid;
|
|
uint32_t CP0_Config0;
|
|
#define CP0C0_M 31
|
|
#define CP0C0_K23 28
|
|
#define CP0C0_KU 25
|
|
#define CP0C0_MDU 20
|
|
#define CP0C0_MM 17
|
|
#define CP0C0_BM 16
|
|
#define CP0C0_BE 15
|
|
#define CP0C0_AT 13
|
|
#define CP0C0_AR 10
|
|
#define CP0C0_MT 7
|
|
#define CP0C0_K0 0
|
|
uint32_t CP0_Config1;
|
|
#define CP0C1_MMU 25
|
|
#define CP0C1_IS 22
|
|
#define CP0C1_IL 19
|
|
#define CP0C1_IA 16
|
|
#define CP0C1_DS 13
|
|
#define CP0C1_DL 10
|
|
#define CP0C1_DA 7
|
|
#define CP0C1_PC 4
|
|
#define CP0C1_WR 3
|
|
#define CP0C1_CA 2
|
|
#define CP0C1_EP 1
|
|
#define CP0C1_FP 0
|
|
uint32_t CP0_LLAddr;
|
|
uint32_t CP0_WatchLo;
|
|
uint32_t CP0_WatchHi;
|
|
uint32_t CP0_Debug;
|
|
#define CPDB_DBD 31
|
|
#define CP0DB_DM 30
|
|
#define CP0DB_LSNM 28
|
|
#define CP0DB_Doze 27
|
|
#define CP0DB_Halt 26
|
|
#define CP0DB_CNT 25
|
|
#define CP0DB_IBEP 24
|
|
#define CP0DB_DBEP 21
|
|
#define CP0DB_IEXI 20
|
|
#define CP0DB_VER 15
|
|
#define CP0DB_DEC 10
|
|
#define CP0DB_SSt 8
|
|
#define CP0DB_DINT 5
|
|
#define CP0DB_DIB 4
|
|
#define CP0DB_DDBS 3
|
|
#define CP0DB_DDBL 2
|
|
#define CP0DB_DBp 1
|
|
#define CP0DB_DSS 0
|
|
uint32_t CP0_DEPC;
|
|
uint32_t CP0_TagLo;
|
|
uint32_t CP0_DataLo;
|
|
uint32_t CP0_ErrorEPC;
|
|
uint32_t CP0_DESAVE;
|
|
/* Qemu */
|
|
#if defined (USE_HOST_FLOAT_REGS) && defined(MIPS_USES_FPU)
|
|
double ft0, ft1, ft2;
|
|
#endif
|
|
struct QEMUTimer *timer; /* Internal timer */
|
|
int interrupt_request;
|
|
jmp_buf jmp_env;
|
|
int exception_index;
|
|
int error_code;
|
|
int user_mode_only; /* user mode only simulation */
|
|
uint32_t hflags; /* CPU State */
|
|
/* TMASK defines different execution modes */
|
|
#define MIPS_HFLAGS_TMASK 0x00FF
|
|
#define MIPS_HFLAG_MODE 0x001F /* execution modes */
|
|
#define MIPS_HFLAG_UM 0x0001 /* user mode */
|
|
#define MIPS_HFLAG_ERL 0x0002 /* Error mode */
|
|
#define MIPS_HFLAG_EXL 0x0004 /* Exception mode */
|
|
#define MIPS_HFLAG_DM 0x0008 /* Debug mode */
|
|
#define MIPS_HFLAG_SM 0x0010 /* Supervisor mode */
|
|
#define MIPS_HFLAG_RE 0x0040 /* Reversed endianness */
|
|
#define MIPS_HFLAG_DS 0x0080 /* In / out of delay slot */
|
|
/* Those flags keep the branch state if the translation is interrupted
|
|
* between the branch instruction and the delay slot
|
|
*/
|
|
#define MIPS_HFLAG_BMASK 0x0F00
|
|
#define MIPS_HFLAG_B 0x0100 /* Unconditional branch */
|
|
#define MIPS_HFLAG_BC 0x0200 /* Conditional branch */
|
|
#define MIPS_HFLAG_BL 0x0400 /* Likely branch */
|
|
#define MIPS_HFLAG_BR 0x0800 /* branch to register (can't link TB) */
|
|
target_ulong btarget; /* Jump / branch target */
|
|
int bcond; /* Branch condition (if needed) */
|
|
struct TranslationBlock *current_tb; /* currently executing TB */
|
|
/* soft mmu support */
|
|
/* in order to avoid passing too many arguments to the memory
|
|
write helpers, we store some rarely used information in the CPU
|
|
context) */
|
|
target_ulong mem_write_pc; /* host pc at which the memory was
|
|
written */
|
|
unsigned long mem_write_vaddr; /* target virtual addr at which the
|
|
memory was written */
|
|
/* 0 = kernel, 1 = user (may have 2 = kernel code, 3 = user code ?) */
|
|
CPUTLBEntry tlb_read[2][CPU_TLB_SIZE];
|
|
CPUTLBEntry tlb_write[2][CPU_TLB_SIZE];
|
|
/* ice debug support */
|
|
target_ulong breakpoints[MAX_BREAKPOINTS];
|
|
int nb_breakpoints;
|
|
int singlestep_enabled; /* XXX: should use CPU single step mode instead */
|
|
/* user data */
|
|
void *opaque;
|
|
};
|
|
|
|
#include "cpu-all.h"
|
|
|
|
/* Memory access type :
|
|
* may be needed for precise access rights control and precise exceptions.
|
|
*/
|
|
enum {
|
|
/* 1 bit to define user level / supervisor access */
|
|
ACCESS_USER = 0x00,
|
|
ACCESS_SUPER = 0x01,
|
|
/* 1 bit to indicate direction */
|
|
ACCESS_STORE = 0x02,
|
|
/* Type of instruction that generated the access */
|
|
ACCESS_CODE = 0x10, /* Code fetch access */
|
|
ACCESS_INT = 0x20, /* Integer load/store access */
|
|
ACCESS_FLOAT = 0x30, /* floating point load/store access */
|
|
};
|
|
|
|
/* Exceptions */
|
|
enum {
|
|
EXCP_NONE = -1,
|
|
EXCP_RESET = 0,
|
|
EXCP_SRESET,
|
|
EXCP_DSS,
|
|
EXCP_DINT,
|
|
EXCP_NMI,
|
|
EXCP_MCHECK,
|
|
EXCP_EXT_INTERRUPT,
|
|
EXCP_DFWATCH,
|
|
EXCP_DIB, /* 8 */
|
|
EXCP_IWATCH,
|
|
EXCP_AdEL,
|
|
EXCP_AdES,
|
|
EXCP_TLBF,
|
|
EXCP_IBE,
|
|
EXCP_DBp,
|
|
EXCP_SYSCALL,
|
|
EXCP_BREAK,
|
|
EXCP_CpU, /* 16 */
|
|
EXCP_RI,
|
|
EXCP_OVERFLOW,
|
|
EXCP_TRAP,
|
|
EXCP_DDBS,
|
|
EXCP_DWATCH,
|
|
EXCP_LAE, /* 22 */
|
|
EXCP_SAE,
|
|
EXCP_LTLBL,
|
|
EXCP_TLBL,
|
|
EXCP_TLBS,
|
|
EXCP_DBE,
|
|
EXCP_DDBL,
|
|
EXCP_MTCP0 = 0x104, /* mtmsr instruction: */
|
|
/* may change privilege level */
|
|
EXCP_BRANCH = 0x108, /* branch instruction */
|
|
EXCP_ERET = 0x10C, /* return from interrupt */
|
|
EXCP_SYSCALL_USER = 0x110, /* System call in user mode only */
|
|
EXCP_FLUSH = 0x109,
|
|
};
|
|
|
|
int cpu_mips_exec(CPUMIPSState *s);
|
|
CPUMIPSState *cpu_mips_init(void);
|
|
uint32_t cpu_mips_get_clock (void);
|
|
|
|
#endif /* !defined (__MIPS_CPU_H__) */
|