mirror of
https://github.com/qemu/qemu.git
synced 2024-12-21 11:13:48 +08:00
4d744b25d3
Instantiates UICR, FICR, FLASH and NVMC in nRF51 SOC. Signed-off-by: Steffen Görtz <contrib@steffen-goertz.de> Reviewed-by: Peter Maydell <peter.maydell@linaro.org> Reviewed-by: Stefan Hajnoczi <stefanha@redhat.com> Signed-off-by: Stefan Hajnoczi <stefanha@redhat.com> Message-id: 20190201023357.22596-3-stefanha@redhat.com Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
57 lines
1.1 KiB
C
57 lines
1.1 KiB
C
/*
|
|
* Nordic Semiconductor nRF51 SoC
|
|
*
|
|
* Copyright 2018 Joel Stanley <joel@jms.id.au>
|
|
*
|
|
* This code is licensed under the GPL version 2 or later. See
|
|
* the COPYING file in the top-level directory.
|
|
*/
|
|
|
|
#ifndef NRF51_SOC_H
|
|
#define NRF51_SOC_H
|
|
|
|
#include "hw/sysbus.h"
|
|
#include "hw/arm/armv7m.h"
|
|
#include "hw/char/nrf51_uart.h"
|
|
#include "hw/misc/nrf51_rng.h"
|
|
#include "hw/gpio/nrf51_gpio.h"
|
|
#include "hw/nvram/nrf51_nvm.h"
|
|
#include "hw/timer/nrf51_timer.h"
|
|
|
|
#define TYPE_NRF51_SOC "nrf51-soc"
|
|
#define NRF51_SOC(obj) \
|
|
OBJECT_CHECK(NRF51State, (obj), TYPE_NRF51_SOC)
|
|
|
|
#define NRF51_NUM_TIMERS 3
|
|
|
|
typedef struct NRF51State {
|
|
/*< private >*/
|
|
SysBusDevice parent_obj;
|
|
|
|
/*< public >*/
|
|
ARMv7MState cpu;
|
|
|
|
NRF51UARTState uart;
|
|
NRF51RNGState rng;
|
|
NRF51NVMState nvm;
|
|
NRF51GPIOState gpio;
|
|
NRF51TimerState timer[NRF51_NUM_TIMERS];
|
|
|
|
MemoryRegion iomem;
|
|
MemoryRegion sram;
|
|
MemoryRegion flash;
|
|
MemoryRegion clock;
|
|
MemoryRegion twi;
|
|
|
|
uint32_t sram_size;
|
|
uint32_t flash_size;
|
|
|
|
MemoryRegion *board_memory;
|
|
|
|
MemoryRegion container;
|
|
|
|
} NRF51State;
|
|
|
|
#endif
|
|
|