mirror of
https://github.com/qemu/qemu.git
synced 2024-12-15 23:43:31 +08:00
f48cc9020b
The softmmu tlb uses TCG_REG_TMP[0-3], not any of the normally available registers. Now that we handle overlap betwen inputs and helper arguments, and have eliminated use of A0, we can allow any allocatable reg. Reviewed-by: Alex Bennée <alex.bennee@linaro.org> Signed-off-by: Richard Henderson <richard.henderson@linaro.org>
34 lines
767 B
C
34 lines
767 B
C
/* SPDX-License-Identifier: MIT */
|
|
/*
|
|
* Define MIPS target-specific constraint sets.
|
|
* Copyright (c) 2021 Linaro
|
|
*/
|
|
|
|
/*
|
|
* C_On_Im(...) defines a constraint set with <n> outputs and <m> inputs.
|
|
* Each operand should be a sequence of constraint letters as defined by
|
|
* tcg-target-con-str.h; the constraint combination is inclusive or.
|
|
*/
|
|
C_O0_I1(r)
|
|
C_O0_I2(rZ, r)
|
|
C_O0_I2(rZ, rZ)
|
|
C_O0_I3(rZ, r, r)
|
|
C_O0_I3(rZ, rZ, r)
|
|
C_O0_I4(rZ, rZ, rZ, rZ)
|
|
C_O0_I4(rZ, rZ, r, r)
|
|
C_O1_I1(r, r)
|
|
C_O1_I2(r, 0, rZ)
|
|
C_O1_I2(r, r, r)
|
|
C_O1_I2(r, r, ri)
|
|
C_O1_I2(r, r, rI)
|
|
C_O1_I2(r, r, rIK)
|
|
C_O1_I2(r, r, rJ)
|
|
C_O1_I2(r, r, rWZ)
|
|
C_O1_I2(r, rZ, rN)
|
|
C_O1_I2(r, rZ, rZ)
|
|
C_O1_I4(r, rZ, rZ, rZ, 0)
|
|
C_O1_I4(r, rZ, rZ, rZ, rZ)
|
|
C_O2_I1(r, r, r)
|
|
C_O2_I2(r, r, r, r)
|
|
C_O2_I4(r, r, rZ, rZ, rN, rN)
|