mirror of
https://github.com/qemu/qemu.git
synced 2024-12-06 02:03:38 +08:00
83f7d43a9e
Replace device_init() with generalized type_init(). While at it, unify naming convention: type_init([$prefix_]register_types) Also, type_init() is a function, so add preceding blank line where necessary and don't put a semicolon after the closing brace. Signed-off-by: Andreas Färber <afaerber@suse.de> Cc: Anthony Liguori <anthony@codemonkey.ws> Cc: malc <av1474@comtv.ru> Signed-off-by: Anthony Liguori <aliguori@us.ibm.com>
187 lines
5.5 KiB
C
187 lines
5.5 KiB
C
/*
|
|
* SuperH on-chip PCIC emulation.
|
|
*
|
|
* Copyright (c) 2008 Takashi YOSHII
|
|
*
|
|
* Permission is hereby granted, free of charge, to any person obtaining a copy
|
|
* of this software and associated documentation files (the "Software"), to deal
|
|
* in the Software without restriction, including without limitation the rights
|
|
* to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
|
|
* copies of the Software, and to permit persons to whom the Software is
|
|
* furnished to do so, subject to the following conditions:
|
|
*
|
|
* The above copyright notice and this permission notice shall be included in
|
|
* all copies or substantial portions of the Software.
|
|
*
|
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
|
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
|
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
|
* THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
|
|
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
|
|
* OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
|
|
* THE SOFTWARE.
|
|
*/
|
|
#include "sysbus.h"
|
|
#include "sh.h"
|
|
#include "pci.h"
|
|
#include "pci_host.h"
|
|
#include "bswap.h"
|
|
#include "exec-memory.h"
|
|
|
|
typedef struct SHPCIState {
|
|
SysBusDevice busdev;
|
|
PCIBus *bus;
|
|
PCIDevice *dev;
|
|
qemu_irq irq[4];
|
|
MemoryRegion memconfig_p4;
|
|
MemoryRegion memconfig_a7;
|
|
MemoryRegion isa;
|
|
uint32_t par;
|
|
uint32_t mbr;
|
|
uint32_t iobr;
|
|
} SHPCIState;
|
|
|
|
static void sh_pci_reg_write (void *p, target_phys_addr_t addr, uint64_t val,
|
|
unsigned size)
|
|
{
|
|
SHPCIState *pcic = p;
|
|
switch(addr) {
|
|
case 0 ... 0xfc:
|
|
cpu_to_le32w((uint32_t*)(pcic->dev->config + addr), val);
|
|
break;
|
|
case 0x1c0:
|
|
pcic->par = val;
|
|
break;
|
|
case 0x1c4:
|
|
pcic->mbr = val & 0xff000001;
|
|
break;
|
|
case 0x1c8:
|
|
if ((val & 0xfffc0000) != (pcic->iobr & 0xfffc0000)) {
|
|
memory_region_del_subregion(get_system_memory(), &pcic->isa);
|
|
pcic->iobr = val & 0xfffc0001;
|
|
memory_region_add_subregion(get_system_memory(),
|
|
pcic->iobr & 0xfffc0000, &pcic->isa);
|
|
}
|
|
break;
|
|
case 0x220:
|
|
pci_data_write(pcic->bus, pcic->par, val, 4);
|
|
break;
|
|
}
|
|
}
|
|
|
|
static uint64_t sh_pci_reg_read (void *p, target_phys_addr_t addr,
|
|
unsigned size)
|
|
{
|
|
SHPCIState *pcic = p;
|
|
switch(addr) {
|
|
case 0 ... 0xfc:
|
|
return le32_to_cpup((uint32_t*)(pcic->dev->config + addr));
|
|
case 0x1c0:
|
|
return pcic->par;
|
|
case 0x1c4:
|
|
return pcic->mbr;
|
|
case 0x1c8:
|
|
return pcic->iobr;
|
|
case 0x220:
|
|
return pci_data_read(pcic->bus, pcic->par, 4);
|
|
}
|
|
return 0;
|
|
}
|
|
|
|
static const MemoryRegionOps sh_pci_reg_ops = {
|
|
.read = sh_pci_reg_read,
|
|
.write = sh_pci_reg_write,
|
|
.endianness = DEVICE_NATIVE_ENDIAN,
|
|
.valid = {
|
|
.min_access_size = 4,
|
|
.max_access_size = 4,
|
|
},
|
|
};
|
|
|
|
static int sh_pci_map_irq(PCIDevice *d, int irq_num)
|
|
{
|
|
return (d->devfn >> 3);
|
|
}
|
|
|
|
static void sh_pci_set_irq(void *opaque, int irq_num, int level)
|
|
{
|
|
qemu_irq *pic = opaque;
|
|
|
|
qemu_set_irq(pic[irq_num], level);
|
|
}
|
|
|
|
static int sh_pci_device_init(SysBusDevice *dev)
|
|
{
|
|
SHPCIState *s;
|
|
int i;
|
|
|
|
s = FROM_SYSBUS(SHPCIState, dev);
|
|
for (i = 0; i < 4; i++) {
|
|
sysbus_init_irq(dev, &s->irq[i]);
|
|
}
|
|
s->bus = pci_register_bus(&s->busdev.qdev, "pci",
|
|
sh_pci_set_irq, sh_pci_map_irq,
|
|
s->irq,
|
|
get_system_memory(),
|
|
get_system_io(),
|
|
PCI_DEVFN(0, 0), 4);
|
|
memory_region_init_io(&s->memconfig_p4, &sh_pci_reg_ops, s,
|
|
"sh_pci", 0x224);
|
|
memory_region_init_alias(&s->memconfig_a7, "sh_pci.2", &s->memconfig_p4,
|
|
0, 0x224);
|
|
isa_mmio_setup(&s->isa, 0x40000);
|
|
sysbus_init_mmio(dev, &s->memconfig_p4);
|
|
sysbus_init_mmio(dev, &s->memconfig_a7);
|
|
s->iobr = 0xfe240000;
|
|
memory_region_add_subregion(get_system_memory(), s->iobr, &s->isa);
|
|
|
|
s->dev = pci_create_simple(s->bus, PCI_DEVFN(0, 0), "sh_pci_host");
|
|
return 0;
|
|
}
|
|
|
|
static int sh_pci_host_init(PCIDevice *d)
|
|
{
|
|
pci_set_word(d->config + PCI_COMMAND, PCI_COMMAND_WAIT);
|
|
pci_set_word(d->config + PCI_STATUS, PCI_STATUS_CAP_LIST |
|
|
PCI_STATUS_FAST_BACK | PCI_STATUS_DEVSEL_MEDIUM);
|
|
return 0;
|
|
}
|
|
|
|
static void sh_pci_host_class_init(ObjectClass *klass, void *data)
|
|
{
|
|
PCIDeviceClass *k = PCI_DEVICE_CLASS(klass);
|
|
|
|
k->init = sh_pci_host_init;
|
|
k->vendor_id = PCI_VENDOR_ID_HITACHI;
|
|
k->device_id = PCI_DEVICE_ID_HITACHI_SH7751R;
|
|
}
|
|
|
|
static TypeInfo sh_pci_host_info = {
|
|
.name = "sh_pci_host",
|
|
.parent = TYPE_PCI_DEVICE,
|
|
.instance_size = sizeof(PCIDevice),
|
|
.class_init = sh_pci_host_class_init,
|
|
};
|
|
|
|
static void sh_pci_device_class_init(ObjectClass *klass, void *data)
|
|
{
|
|
SysBusDeviceClass *sdc = SYS_BUS_DEVICE_CLASS(klass);
|
|
|
|
sdc->init = sh_pci_device_init;
|
|
}
|
|
|
|
static TypeInfo sh_pci_device_info = {
|
|
.name = "sh_pci",
|
|
.parent = TYPE_SYS_BUS_DEVICE,
|
|
.instance_size = sizeof(SHPCIState),
|
|
.class_init = sh_pci_device_class_init,
|
|
};
|
|
|
|
static void sh_pci_register_types(void)
|
|
{
|
|
type_register_static(&sh_pci_device_info);
|
|
type_register_static(&sh_pci_host_info);
|
|
}
|
|
|
|
type_init(sh_pci_register_types)
|