mirror of
https://github.com/qemu/qemu.git
synced 2024-11-28 14:24:02 +08:00
4f5e19e6c5
split static functions in pci_host.h into pci_host.c and pci_host_template.h. Later a structures declared in pci_host.h, PCIHostState, will be used. However pci_host.h doesn't allow to include itself easily. This patches addresses it. pci_host.h includes functions which are instantiated in .c by including pci_host.h with typedefing pci_addr_t. pci_addr_t is per pci host bridge and is typedef'ed to uint32_t for ioio or target_phys_addr_t for mmio in .c file. That prevents from including pci_host.h to use PCIHostState because of requiring type, pci_addr_t. Its purpose to include is to instantiate io function for mmio or ioio depending on which pci host bridge requires ioio or mmio. To avoid including code, we always instantiate both version. Signed-off-by: Isaku Yamahata <yamahata@valinux.co.jp> Signed-off-by: Anthony Liguori <aliguori@us.ibm.com>
110 lines
3.7 KiB
C
110 lines
3.7 KiB
C
/*
|
|
* QEMU Common PCI Host bridge configuration data space access routines.
|
|
*
|
|
* Copyright (c) 2006 Fabrice Bellard
|
|
*
|
|
* Permission is hereby granted, free of charge, to any person obtaining a copy
|
|
* of this software and associated documentation files (the "Software"), to deal
|
|
* in the Software without restriction, including without limitation the rights
|
|
* to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
|
|
* copies of the Software, and to permit persons to whom the Software is
|
|
* furnished to do so, subject to the following conditions:
|
|
*
|
|
* The above copyright notice and this permission notice shall be included in
|
|
* all copies or substantial portions of the Software.
|
|
*
|
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
|
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
|
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
|
* THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
|
|
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
|
|
* OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
|
|
* THE SOFTWARE.
|
|
*/
|
|
|
|
/* Worker routines for a PCI host controller that uses an {address,data}
|
|
register pair to access PCI configuration space. */
|
|
|
|
static void glue(pci_host_data_writeb, PCI_HOST_SUFFIX)(
|
|
void* opaque, PCI_ADDR_T addr, uint32_t val)
|
|
{
|
|
PCIHostState *s = opaque;
|
|
|
|
PCI_DPRINTF("writeb addr " TARGET_FMT_plx " val %x\n",
|
|
(target_phys_addr_t)addr, val);
|
|
if (s->config_reg & (1u << 31))
|
|
pci_data_write(s->bus, s->config_reg | (addr & 3), val, 1);
|
|
}
|
|
|
|
static void glue(pci_host_data_writew, PCI_HOST_SUFFIX)(
|
|
void* opaque, PCI_ADDR_T addr, uint32_t val)
|
|
{
|
|
PCIHostState *s = opaque;
|
|
#ifdef TARGET_WORDS_BIGENDIAN
|
|
val = bswap16(val);
|
|
#endif
|
|
PCI_DPRINTF("writew addr " TARGET_FMT_plx " val %x\n",
|
|
(target_phys_addr_t)addr, val);
|
|
if (s->config_reg & (1u << 31))
|
|
pci_data_write(s->bus, s->config_reg | (addr & 3), val, 2);
|
|
}
|
|
|
|
static void glue(pci_host_data_writel, PCI_HOST_SUFFIX)(
|
|
void* opaque, PCI_ADDR_T addr, uint32_t val)
|
|
{
|
|
PCIHostState *s = opaque;
|
|
#ifdef TARGET_WORDS_BIGENDIAN
|
|
val = bswap32(val);
|
|
#endif
|
|
PCI_DPRINTF("writel addr " TARGET_FMT_plx " val %x\n",
|
|
(target_phys_addr_t)addr, val);
|
|
if (s->config_reg & (1u << 31))
|
|
pci_data_write(s->bus, s->config_reg, val, 4);
|
|
}
|
|
|
|
static uint32_t glue(pci_host_data_readb, PCI_HOST_SUFFIX)(
|
|
void* opaque, PCI_ADDR_T addr)
|
|
{
|
|
PCIHostState *s = opaque;
|
|
uint32_t val;
|
|
|
|
if (!(s->config_reg & (1 << 31)))
|
|
return 0xff;
|
|
val = pci_data_read(s->bus, s->config_reg | (addr & 3), 1);
|
|
PCI_DPRINTF("readb addr " TARGET_FMT_plx " val %x\n",
|
|
(target_phys_addr_t)addr, val);
|
|
return val;
|
|
}
|
|
|
|
static uint32_t glue(pci_host_data_readw, PCI_HOST_SUFFIX)(
|
|
void* opaque, PCI_ADDR_T addr)
|
|
{
|
|
PCIHostState *s = opaque;
|
|
uint32_t val;
|
|
if (!(s->config_reg & (1 << 31)))
|
|
return 0xffff;
|
|
val = pci_data_read(s->bus, s->config_reg | (addr & 3), 2);
|
|
PCI_DPRINTF("readw addr " TARGET_FMT_plx " val %x\n",
|
|
(target_phys_addr_t)addr, val);
|
|
#ifdef TARGET_WORDS_BIGENDIAN
|
|
val = bswap16(val);
|
|
#endif
|
|
return val;
|
|
}
|
|
|
|
static uint32_t glue(pci_host_data_readl, PCI_HOST_SUFFIX)(
|
|
void* opaque, PCI_ADDR_T addr)
|
|
{
|
|
PCIHostState *s = opaque;
|
|
uint32_t val;
|
|
if (!(s->config_reg & (1 << 31)))
|
|
return 0xffffffff;
|
|
val = pci_data_read(s->bus, s->config_reg | (addr & 3), 4);
|
|
PCI_DPRINTF("readl addr " TARGET_FMT_plx " val %x\n",
|
|
(target_phys_addr_t)addr, val);
|
|
#ifdef TARGET_WORDS_BIGENDIAN
|
|
val = bswap32(val);
|
|
#endif
|
|
return val;
|
|
}
|