mirror of
https://github.com/qemu/qemu.git
synced 2024-12-02 16:23:35 +08:00
f8d9ccf8d5
The parsing of KVM_SET_LAPIC's input depends on the current value of the
APIC base MSR---which indeed is stored in APICCommonState---but for historical
reasons APIC base is set through KVM_SET_SREGS together with cr8 (which is
really just the APIC TPR) and the actual "special CPU registers".
APIC base must now be set before the actual LAPIC registers, so do that
in kvm_apic_put. It will be set again to the same value with KVM_SET_SREGS,
but that's not a big issue.
This only happens since Linux 4.8, which checks for x2apic mode in
KVM_SET_LAPIC. However it's really a QEMU bug; until the recent
commit 78d6a05 ("x86/lapic: Load LAPIC state at post_load", 2016-09-13)
QEMU was indeed setting APIC base (via KVM_SET_SREGS) before the other
LAPIC registers.
Signed-off-by: Dr. David Alan Gilbert <dgilbert@redhat.com>
Signed-off-by: Paolo Bonzini <pbonzini@redhat.com>
47 lines
1.6 KiB
C
47 lines
1.6 KiB
C
/*
|
|
* QEMU KVM support -- x86 specific functions.
|
|
*
|
|
* Copyright (c) 2012 Linaro Limited
|
|
*
|
|
* This work is licensed under the terms of the GNU GPL, version 2 or later.
|
|
* See the COPYING file in the top-level directory.
|
|
*
|
|
*/
|
|
|
|
#ifndef QEMU_KVM_I386_H
|
|
#define QEMU_KVM_I386_H
|
|
|
|
#include "sysemu/kvm.h"
|
|
|
|
#define kvm_apic_in_kernel() (kvm_irqchip_in_kernel())
|
|
|
|
bool kvm_allows_irq0_override(void);
|
|
bool kvm_has_smm(void);
|
|
void kvm_synchronize_all_tsc(void);
|
|
void kvm_arch_reset_vcpu(X86CPU *cs);
|
|
void kvm_arch_do_init_vcpu(X86CPU *cs);
|
|
|
|
int kvm_device_pci_assign(KVMState *s, PCIHostDeviceAddress *dev_addr,
|
|
uint32_t flags, uint32_t *dev_id);
|
|
int kvm_device_pci_deassign(KVMState *s, uint32_t dev_id);
|
|
|
|
int kvm_device_intx_assign(KVMState *s, uint32_t dev_id,
|
|
bool use_host_msi, uint32_t guest_irq);
|
|
int kvm_device_intx_set_mask(KVMState *s, uint32_t dev_id, bool masked);
|
|
int kvm_device_intx_deassign(KVMState *s, uint32_t dev_id, bool use_host_msi);
|
|
|
|
int kvm_device_msi_assign(KVMState *s, uint32_t dev_id, int virq);
|
|
int kvm_device_msi_deassign(KVMState *s, uint32_t dev_id);
|
|
|
|
bool kvm_device_msix_supported(KVMState *s);
|
|
int kvm_device_msix_init_vectors(KVMState *s, uint32_t dev_id,
|
|
uint32_t nr_vectors);
|
|
int kvm_device_msix_set_vector(KVMState *s, uint32_t dev_id, uint32_t vector,
|
|
int virq);
|
|
int kvm_device_msix_assign(KVMState *s, uint32_t dev_id);
|
|
int kvm_device_msix_deassign(KVMState *s, uint32_t dev_id);
|
|
|
|
void kvm_put_apicbase(X86CPU *cpu, uint64_t value);
|
|
|
|
#endif
|