mirror of
https://github.com/qemu/qemu.git
synced 2024-12-05 17:53:36 +08:00
d645427057
In my "build everything" tree, changing migration/vmstate.h triggers a recompile of some 2700 out of 6600 objects (not counting tests and objects that don't depend on qemu/osdep.h). hw/hw.h supposedly includes it for convenience. Several other headers include it just to get VMStateDescription. The previous commit made that unnecessary. Include migration/vmstate.h only where it's still needed. Touching it now recompiles only some 1600 objects. Signed-off-by: Markus Armbruster <armbru@redhat.com> Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Message-Id: <20190812052359.30071-16-armbru@redhat.com> Tested-by: Philippe Mathieu-Daudé <philmd@redhat.com>
160 lines
4.7 KiB
C
160 lines
4.7 KiB
C
/*
|
|
* xio3130_upstream.c
|
|
* TI X3130 pci express upstream port switch
|
|
*
|
|
* Copyright (c) 2010 Isaku Yamahata <yamahata at valinux co jp>
|
|
* VA Linux Systems Japan K.K.
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License as published by
|
|
* the Free Software Foundation; either version 2 of the License, or
|
|
* (at your option) any later version.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License along
|
|
* with this program; if not, see <http://www.gnu.org/licenses/>.
|
|
*/
|
|
|
|
#include "qemu/osdep.h"
|
|
#include "hw/pci/pci_ids.h"
|
|
#include "hw/pci/msi.h"
|
|
#include "hw/pci/pcie.h"
|
|
#include "hw/pci/pcie_port.h"
|
|
#include "migration/vmstate.h"
|
|
#include "qemu/module.h"
|
|
|
|
#define PCI_DEVICE_ID_TI_XIO3130U 0x8232 /* upstream port */
|
|
#define XIO3130_REVISION 0x2
|
|
#define XIO3130_MSI_OFFSET 0x70
|
|
#define XIO3130_MSI_SUPPORTED_FLAGS PCI_MSI_FLAGS_64BIT
|
|
#define XIO3130_MSI_NR_VECTOR 1
|
|
#define XIO3130_SSVID_OFFSET 0x80
|
|
#define XIO3130_SSVID_SVID 0
|
|
#define XIO3130_SSVID_SSID 0
|
|
#define XIO3130_EXP_OFFSET 0x90
|
|
#define XIO3130_AER_OFFSET 0x100
|
|
|
|
static void xio3130_upstream_write_config(PCIDevice *d, uint32_t address,
|
|
uint32_t val, int len)
|
|
{
|
|
pci_bridge_write_config(d, address, val, len);
|
|
pcie_cap_flr_write_config(d, address, val, len);
|
|
pcie_aer_write_config(d, address, val, len);
|
|
}
|
|
|
|
static void xio3130_upstream_reset(DeviceState *qdev)
|
|
{
|
|
PCIDevice *d = PCI_DEVICE(qdev);
|
|
|
|
pci_bridge_reset(qdev);
|
|
pcie_cap_deverr_reset(d);
|
|
}
|
|
|
|
static void xio3130_upstream_realize(PCIDevice *d, Error **errp)
|
|
{
|
|
PCIEPort *p = PCIE_PORT(d);
|
|
int rc;
|
|
|
|
pci_bridge_initfn(d, TYPE_PCIE_BUS);
|
|
pcie_port_init_reg(d);
|
|
|
|
rc = msi_init(d, XIO3130_MSI_OFFSET, XIO3130_MSI_NR_VECTOR,
|
|
XIO3130_MSI_SUPPORTED_FLAGS & PCI_MSI_FLAGS_64BIT,
|
|
XIO3130_MSI_SUPPORTED_FLAGS & PCI_MSI_FLAGS_MASKBIT,
|
|
errp);
|
|
if (rc < 0) {
|
|
assert(rc == -ENOTSUP);
|
|
goto err_bridge;
|
|
}
|
|
|
|
rc = pci_bridge_ssvid_init(d, XIO3130_SSVID_OFFSET,
|
|
XIO3130_SSVID_SVID, XIO3130_SSVID_SSID,
|
|
errp);
|
|
if (rc < 0) {
|
|
goto err_bridge;
|
|
}
|
|
|
|
rc = pcie_cap_init(d, XIO3130_EXP_OFFSET, PCI_EXP_TYPE_UPSTREAM,
|
|
p->port, errp);
|
|
if (rc < 0) {
|
|
goto err_msi;
|
|
}
|
|
pcie_cap_flr_init(d);
|
|
pcie_cap_deverr_init(d);
|
|
|
|
rc = pcie_aer_init(d, PCI_ERR_VER, XIO3130_AER_OFFSET,
|
|
PCI_ERR_SIZEOF, errp);
|
|
if (rc < 0) {
|
|
goto err;
|
|
}
|
|
|
|
return;
|
|
|
|
err:
|
|
pcie_cap_exit(d);
|
|
err_msi:
|
|
msi_uninit(d);
|
|
err_bridge:
|
|
pci_bridge_exitfn(d);
|
|
}
|
|
|
|
static void xio3130_upstream_exitfn(PCIDevice *d)
|
|
{
|
|
pcie_aer_exit(d);
|
|
pcie_cap_exit(d);
|
|
msi_uninit(d);
|
|
pci_bridge_exitfn(d);
|
|
}
|
|
|
|
static const VMStateDescription vmstate_xio3130_upstream = {
|
|
.name = "xio3130-express-upstream-port",
|
|
.priority = MIG_PRI_PCI_BUS,
|
|
.version_id = 1,
|
|
.minimum_version_id = 1,
|
|
.fields = (VMStateField[]) {
|
|
VMSTATE_PCI_DEVICE(parent_obj.parent_obj, PCIEPort),
|
|
VMSTATE_STRUCT(parent_obj.parent_obj.exp.aer_log, PCIEPort, 0,
|
|
vmstate_pcie_aer_log, PCIEAERLog),
|
|
VMSTATE_END_OF_LIST()
|
|
}
|
|
};
|
|
|
|
static void xio3130_upstream_class_init(ObjectClass *klass, void *data)
|
|
{
|
|
DeviceClass *dc = DEVICE_CLASS(klass);
|
|
PCIDeviceClass *k = PCI_DEVICE_CLASS(klass);
|
|
|
|
k->is_bridge = true;
|
|
k->config_write = xio3130_upstream_write_config;
|
|
k->realize = xio3130_upstream_realize;
|
|
k->exit = xio3130_upstream_exitfn;
|
|
k->vendor_id = PCI_VENDOR_ID_TI;
|
|
k->device_id = PCI_DEVICE_ID_TI_XIO3130U;
|
|
k->revision = XIO3130_REVISION;
|
|
set_bit(DEVICE_CATEGORY_BRIDGE, dc->categories);
|
|
dc->desc = "TI X3130 Upstream Port of PCI Express Switch";
|
|
dc->reset = xio3130_upstream_reset;
|
|
dc->vmsd = &vmstate_xio3130_upstream;
|
|
}
|
|
|
|
static const TypeInfo xio3130_upstream_info = {
|
|
.name = "x3130-upstream",
|
|
.parent = TYPE_PCIE_PORT,
|
|
.class_init = xio3130_upstream_class_init,
|
|
.interfaces = (InterfaceInfo[]) {
|
|
{ INTERFACE_PCIE_DEVICE },
|
|
{ }
|
|
},
|
|
};
|
|
|
|
static void xio3130_upstream_register_types(void)
|
|
{
|
|
type_register_static(&xio3130_upstream_info);
|
|
}
|
|
|
|
type_init(xio3130_upstream_register_types)
|