mirror of
https://github.com/qemu/qemu.git
synced 2024-12-05 17:53:36 +08:00
4f67d30b5e
The following patch will need to handle properties registration during class_init time. Let's use a device_class_set_props() setter. spatch --macro-file scripts/cocci-macro-file.h --sp-file ./scripts/coccinelle/qdev-set-props.cocci --keep-comments --in-place --dir . @@ typedef DeviceClass; DeviceClass *d; expression val; @@ - d->props = val + device_class_set_props(d, val) Signed-off-by: Marc-André Lureau <marcandre.lureau@redhat.com> Message-Id: <20200110153039.1379601-20-marcandre.lureau@redhat.com> Signed-off-by: Paolo Bonzini <pbonzini@redhat.com>
296 lines
8.3 KiB
C
296 lines
8.3 KiB
C
/*
|
|
* KVM in-kernel OpenPIC
|
|
*
|
|
* Copyright 2013 Freescale Semiconductor, Inc.
|
|
*
|
|
* Permission is hereby granted, free of charge, to any person obtaining a copy
|
|
* of this software and associated documentation files (the "Software"), to deal
|
|
* in the Software without restriction, including without limitation the rights
|
|
* to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
|
|
* copies of the Software, and to permit persons to whom the Software is
|
|
* furnished to do so, subject to the following conditions:
|
|
*
|
|
* The above copyright notice and this permission notice shall be included in
|
|
* all copies or substantial portions of the Software.
|
|
*
|
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
|
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
|
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
|
* THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
|
|
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
|
|
* OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
|
|
* THE SOFTWARE.
|
|
*/
|
|
|
|
#include "qemu/osdep.h"
|
|
#include "qapi/error.h"
|
|
#include "cpu.h"
|
|
#include <sys/ioctl.h>
|
|
#include "exec/address-spaces.h"
|
|
#include "hw/ppc/openpic.h"
|
|
#include "hw/ppc/openpic_kvm.h"
|
|
#include "hw/pci/msi.h"
|
|
#include "hw/qdev-properties.h"
|
|
#include "hw/sysbus.h"
|
|
#include "sysemu/kvm.h"
|
|
#include "qemu/log.h"
|
|
#include "qemu/module.h"
|
|
|
|
#define GCR_RESET 0x80000000
|
|
|
|
#define KVM_OPENPIC(obj) \
|
|
OBJECT_CHECK(KVMOpenPICState, (obj), TYPE_KVM_OPENPIC)
|
|
|
|
typedef struct KVMOpenPICState {
|
|
/*< private >*/
|
|
SysBusDevice parent_obj;
|
|
/*< public >*/
|
|
|
|
MemoryRegion mem;
|
|
MemoryListener mem_listener;
|
|
uint32_t fd;
|
|
uint32_t model;
|
|
hwaddr mapped;
|
|
} KVMOpenPICState;
|
|
|
|
static void kvm_openpic_set_irq(void *opaque, int n_IRQ, int level)
|
|
{
|
|
kvm_set_irq(kvm_state, n_IRQ, level);
|
|
}
|
|
|
|
static void kvm_openpic_write(void *opaque, hwaddr addr, uint64_t val,
|
|
unsigned size)
|
|
{
|
|
KVMOpenPICState *opp = opaque;
|
|
struct kvm_device_attr attr;
|
|
uint32_t val32 = val;
|
|
int ret;
|
|
|
|
attr.group = KVM_DEV_MPIC_GRP_REGISTER;
|
|
attr.attr = addr;
|
|
attr.addr = (uint64_t)(unsigned long)&val32;
|
|
|
|
ret = ioctl(opp->fd, KVM_SET_DEVICE_ATTR, &attr);
|
|
if (ret < 0) {
|
|
qemu_log_mask(LOG_UNIMP, "%s: %s %" PRIx64 "\n", __func__,
|
|
strerror(errno), attr.attr);
|
|
}
|
|
}
|
|
|
|
static void kvm_openpic_reset(DeviceState *d)
|
|
{
|
|
KVMOpenPICState *opp = KVM_OPENPIC(d);
|
|
|
|
/* Trigger the GCR.RESET bit to reset the PIC */
|
|
kvm_openpic_write(opp, 0x1020, GCR_RESET, sizeof(uint32_t));
|
|
}
|
|
|
|
static uint64_t kvm_openpic_read(void *opaque, hwaddr addr, unsigned size)
|
|
{
|
|
KVMOpenPICState *opp = opaque;
|
|
struct kvm_device_attr attr;
|
|
uint32_t val = 0xdeadbeef;
|
|
int ret;
|
|
|
|
attr.group = KVM_DEV_MPIC_GRP_REGISTER;
|
|
attr.attr = addr;
|
|
attr.addr = (uint64_t)(unsigned long)&val;
|
|
|
|
ret = ioctl(opp->fd, KVM_GET_DEVICE_ATTR, &attr);
|
|
if (ret < 0) {
|
|
qemu_log_mask(LOG_UNIMP, "%s: %s %" PRIx64 "\n", __func__,
|
|
strerror(errno), attr.attr);
|
|
return 0;
|
|
}
|
|
|
|
return val;
|
|
}
|
|
|
|
static const MemoryRegionOps kvm_openpic_mem_ops = {
|
|
.write = kvm_openpic_write,
|
|
.read = kvm_openpic_read,
|
|
.endianness = DEVICE_BIG_ENDIAN,
|
|
.impl = {
|
|
.min_access_size = 4,
|
|
.max_access_size = 4,
|
|
},
|
|
};
|
|
|
|
static void kvm_openpic_region_add(MemoryListener *listener,
|
|
MemoryRegionSection *section)
|
|
{
|
|
KVMOpenPICState *opp = container_of(listener, KVMOpenPICState,
|
|
mem_listener);
|
|
struct kvm_device_attr attr;
|
|
uint64_t reg_base;
|
|
int ret;
|
|
|
|
/* Ignore events on regions that are not us */
|
|
if (section->mr != &opp->mem) {
|
|
return;
|
|
}
|
|
|
|
if (opp->mapped) {
|
|
/*
|
|
* We can only map the MPIC once. Since we are already mapped,
|
|
* the best we can do is ignore new maps.
|
|
*/
|
|
return;
|
|
}
|
|
|
|
reg_base = section->offset_within_address_space;
|
|
opp->mapped = reg_base;
|
|
|
|
attr.group = KVM_DEV_MPIC_GRP_MISC;
|
|
attr.attr = KVM_DEV_MPIC_BASE_ADDR;
|
|
attr.addr = (uint64_t)(unsigned long)®_base;
|
|
|
|
ret = ioctl(opp->fd, KVM_SET_DEVICE_ATTR, &attr);
|
|
if (ret < 0) {
|
|
fprintf(stderr, "%s: %s %" PRIx64 "\n", __func__,
|
|
strerror(errno), reg_base);
|
|
}
|
|
}
|
|
|
|
static void kvm_openpic_region_del(MemoryListener *listener,
|
|
MemoryRegionSection *section)
|
|
{
|
|
KVMOpenPICState *opp = container_of(listener, KVMOpenPICState,
|
|
mem_listener);
|
|
struct kvm_device_attr attr;
|
|
uint64_t reg_base = 0;
|
|
int ret;
|
|
|
|
/* Ignore events on regions that are not us */
|
|
if (section->mr != &opp->mem) {
|
|
return;
|
|
}
|
|
|
|
if (section->offset_within_address_space != opp->mapped) {
|
|
/*
|
|
* We can only map the MPIC once. This mapping was a secondary
|
|
* one that we couldn't fulfill. Ignore it.
|
|
*/
|
|
return;
|
|
}
|
|
opp->mapped = 0;
|
|
|
|
attr.group = KVM_DEV_MPIC_GRP_MISC;
|
|
attr.attr = KVM_DEV_MPIC_BASE_ADDR;
|
|
attr.addr = (uint64_t)(unsigned long)®_base;
|
|
|
|
ret = ioctl(opp->fd, KVM_SET_DEVICE_ATTR, &attr);
|
|
if (ret < 0) {
|
|
fprintf(stderr, "%s: %s %" PRIx64 "\n", __func__,
|
|
strerror(errno), reg_base);
|
|
}
|
|
}
|
|
|
|
static void kvm_openpic_init(Object *obj)
|
|
{
|
|
KVMOpenPICState *opp = KVM_OPENPIC(obj);
|
|
|
|
memory_region_init_io(&opp->mem, OBJECT(opp), &kvm_openpic_mem_ops, opp,
|
|
"kvm-openpic", 0x40000);
|
|
}
|
|
|
|
static void kvm_openpic_realize(DeviceState *dev, Error **errp)
|
|
{
|
|
SysBusDevice *d = SYS_BUS_DEVICE(dev);
|
|
KVMOpenPICState *opp = KVM_OPENPIC(dev);
|
|
KVMState *s = kvm_state;
|
|
int kvm_openpic_model;
|
|
struct kvm_create_device cd = {0};
|
|
int ret, i;
|
|
|
|
if (!kvm_check_extension(s, KVM_CAP_DEVICE_CTRL)) {
|
|
error_setg(errp, "Kernel is lacking Device Control API");
|
|
return;
|
|
}
|
|
|
|
switch (opp->model) {
|
|
case OPENPIC_MODEL_FSL_MPIC_20:
|
|
kvm_openpic_model = KVM_DEV_TYPE_FSL_MPIC_20;
|
|
break;
|
|
|
|
case OPENPIC_MODEL_FSL_MPIC_42:
|
|
kvm_openpic_model = KVM_DEV_TYPE_FSL_MPIC_42;
|
|
break;
|
|
|
|
default:
|
|
error_setg(errp, "Unsupported OpenPIC model %" PRIu32, opp->model);
|
|
return;
|
|
}
|
|
|
|
cd.type = kvm_openpic_model;
|
|
ret = kvm_vm_ioctl(s, KVM_CREATE_DEVICE, &cd);
|
|
if (ret < 0) {
|
|
error_setg(errp, "Can't create device %d: %s",
|
|
cd.type, strerror(errno));
|
|
return;
|
|
}
|
|
opp->fd = cd.fd;
|
|
|
|
sysbus_init_mmio(d, &opp->mem);
|
|
qdev_init_gpio_in(dev, kvm_openpic_set_irq, OPENPIC_MAX_IRQ);
|
|
|
|
opp->mem_listener.region_add = kvm_openpic_region_add;
|
|
opp->mem_listener.region_del = kvm_openpic_region_del;
|
|
memory_listener_register(&opp->mem_listener, &address_space_memory);
|
|
|
|
/* indicate pic capabilities */
|
|
msi_nonbroken = true;
|
|
kvm_kernel_irqchip = true;
|
|
kvm_async_interrupts_allowed = true;
|
|
|
|
/* set up irq routing */
|
|
kvm_init_irq_routing(kvm_state);
|
|
for (i = 0; i < 256; ++i) {
|
|
kvm_irqchip_add_irq_route(kvm_state, i, 0, i);
|
|
}
|
|
|
|
kvm_msi_via_irqfd_allowed = true;
|
|
kvm_gsi_routing_allowed = true;
|
|
|
|
kvm_irqchip_commit_routes(s);
|
|
}
|
|
|
|
int kvm_openpic_connect_vcpu(DeviceState *d, CPUState *cs)
|
|
{
|
|
KVMOpenPICState *opp = KVM_OPENPIC(d);
|
|
|
|
return kvm_vcpu_enable_cap(cs, KVM_CAP_IRQ_MPIC, 0, opp->fd,
|
|
kvm_arch_vcpu_id(cs));
|
|
}
|
|
|
|
static Property kvm_openpic_properties[] = {
|
|
DEFINE_PROP_UINT32("model", KVMOpenPICState, model,
|
|
OPENPIC_MODEL_FSL_MPIC_20),
|
|
DEFINE_PROP_END_OF_LIST(),
|
|
};
|
|
|
|
static void kvm_openpic_class_init(ObjectClass *oc, void *data)
|
|
{
|
|
DeviceClass *dc = DEVICE_CLASS(oc);
|
|
|
|
dc->realize = kvm_openpic_realize;
|
|
device_class_set_props(dc, kvm_openpic_properties);
|
|
dc->reset = kvm_openpic_reset;
|
|
set_bit(DEVICE_CATEGORY_MISC, dc->categories);
|
|
}
|
|
|
|
static const TypeInfo kvm_openpic_info = {
|
|
.name = TYPE_KVM_OPENPIC,
|
|
.parent = TYPE_SYS_BUS_DEVICE,
|
|
.instance_size = sizeof(KVMOpenPICState),
|
|
.instance_init = kvm_openpic_init,
|
|
.class_init = kvm_openpic_class_init,
|
|
};
|
|
|
|
static void kvm_openpic_register_types(void)
|
|
{
|
|
type_register_static(&kvm_openpic_info);
|
|
}
|
|
|
|
type_init(kvm_openpic_register_types)
|