mirror of
https://github.com/qemu/qemu.git
synced 2024-12-11 20:53:51 +08:00
20303e42d4
Xtensa cores have configurable interrupt vectors and endiannes. This information is needed to link executable images correctly for a specific core configuration. Instead of hard-coding dc232 defaults pull endianness, number of high-priority interrupts and location of vectors from the core configuration and pass it through the C preprocessor. While at it clean up tabs and align the initial stack on 16 bytes. Signed-off-by: Max Filippov <jcmvbkbc@gmail.com>
93 lines
2.1 KiB
Makefile
93 lines
2.1 KiB
Makefile
-include ../../../config-host.mak
|
|
|
|
CORE=dc232b
|
|
CROSS=xtensa-$(CORE)-elf-
|
|
|
|
ifndef XT
|
|
SIM = ../../../xtensa-softmmu/qemu-system-xtensa
|
|
SIMFLAGS = -M sim -cpu $(CORE) -nographic -semihosting $(EXTFLAGS) -kernel
|
|
SIMDEBUG = -s -S
|
|
else
|
|
SIM = xt-run
|
|
SIMFLAGS = --xtensa-core=DC_B_232L --exit_with_target_code $(EXTFLAGS)
|
|
SIMDEBUG = --gdbserve=0
|
|
endif
|
|
|
|
HOST_CC = gcc
|
|
CC = $(CROSS)gcc
|
|
AS = $(CROSS)gcc -x assembler-with-cpp
|
|
LD = $(CROSS)ld
|
|
|
|
XTENSA_SRC_PATH = $(SRC_PATH)/tests/tcg/xtensa
|
|
INCLUDE_DIRS = $(XTENSA_SRC_PATH) $(SRC_PATH)/target-xtensa/core-$(CORE)
|
|
XTENSA_INC = $(addprefix -I,$(INCLUDE_DIRS))
|
|
|
|
LDFLAGS = -Tlinker.ld
|
|
|
|
CRT = crt.o vectors.o
|
|
|
|
TESTCASES += test_b.tst
|
|
TESTCASES += test_bi.tst
|
|
#TESTCASES += test_boolean.tst
|
|
TESTCASES += test_break.tst
|
|
TESTCASES += test_bz.tst
|
|
TESTCASES += test_cache.tst
|
|
TESTCASES += test_clamps.tst
|
|
TESTCASES += test_extui.tst
|
|
TESTCASES += test_fail.tst
|
|
TESTCASES += test_interrupt.tst
|
|
TESTCASES += test_loop.tst
|
|
TESTCASES += test_mac16.tst
|
|
TESTCASES += test_max.tst
|
|
TESTCASES += test_min.tst
|
|
TESTCASES += test_mmu.tst
|
|
TESTCASES += test_mul16.tst
|
|
TESTCASES += test_mul32.tst
|
|
TESTCASES += test_nsa.tst
|
|
ifdef XT
|
|
TESTCASES += test_pipeline.tst
|
|
endif
|
|
TESTCASES += test_quo.tst
|
|
TESTCASES += test_rem.tst
|
|
TESTCASES += test_rst0.tst
|
|
TESTCASES += test_s32c1i.tst
|
|
TESTCASES += test_sar.tst
|
|
TESTCASES += test_sext.tst
|
|
TESTCASES += test_shift.tst
|
|
TESTCASES += test_sr.tst
|
|
TESTCASES += test_timer.tst
|
|
TESTCASES += test_windowed.tst
|
|
|
|
all: build
|
|
|
|
linker.ld: $(XTENSA_SRC_PATH)/linker.ld.S
|
|
$(HOST_CC) $(XTENSA_INC) -E -P $< -o $@
|
|
|
|
%.o: $(XTENSA_SRC_PATH)/%.c
|
|
$(CC) $(XTENSA_INC) $(CFLAGS) -c $< -o $@
|
|
|
|
%.o: $(XTENSA_SRC_PATH)/%.S
|
|
$(CC) $(XTENSA_INC) $(ASFLAGS) -c $< -o $@
|
|
|
|
%.tst: %.o linker.ld $(XTENSA_SRC_PATH)/macros.inc $(CRT) Makefile
|
|
$(LD) $(LDFLAGS) $(NOSTDFLAGS) $(CRT) $< -o $@
|
|
|
|
build: $(TESTCASES)
|
|
|
|
check: $(addprefix run-, $(TESTCASES))
|
|
|
|
run-%.tst: %.tst
|
|
$(SIM) $(SIMFLAGS) ./$<
|
|
|
|
run-test_fail.tst: test_fail.tst
|
|
! $(SIM) $(SIMFLAGS) ./$<
|
|
|
|
debug-%.tst: %.tst
|
|
$(SIM) $(SIMDEBUG) $(SIMFLAGS) ./$<
|
|
|
|
host-debug-%.tst: %.tst
|
|
gdb --args $(SIM) $(SIMFLAGS) ./$<
|
|
|
|
clean:
|
|
$(RM) -fr $(TESTCASES) $(CRT) linker.ld
|