mirror of
https://github.com/qemu/qemu.git
synced 2024-11-28 14:24:02 +08:00
fcf5ef2ab5
We've currently got 18 architectures in QEMU, and thus 18 target-xxx folders in the root folder of the QEMU source tree. More architectures (e.g. RISC-V, AVR) are likely to be included soon, too, so the main folder of the QEMU sources slowly gets quite overcrowded with the target-xxx folders. To disburden the main folder a little bit, let's move the target-xxx folders into a dedicated target/ folder, so that target-xxx/ simply becomes target/xxx/ instead. Acked-by: Laurent Vivier <laurent@vivier.eu> [m68k part] Acked-by: Bastian Koppelmann <kbastian@mail.uni-paderborn.de> [tricore part] Acked-by: Michael Walle <michael@walle.cc> [lm32 part] Acked-by: Cornelia Huck <cornelia.huck@de.ibm.com> [s390x part] Reviewed-by: Christian Borntraeger <borntraeger@de.ibm.com> [s390x part] Acked-by: Eduardo Habkost <ehabkost@redhat.com> [i386 part] Acked-by: Artyom Tarasenko <atar4qemu@gmail.com> [sparc part] Acked-by: Richard Henderson <rth@twiddle.net> [alpha part] Acked-by: Max Filippov <jcmvbkbc@gmail.com> [xtensa part] Reviewed-by: David Gibson <david@gibson.dropbear.id.au> [ppc part] Acked-by: Edgar E. Iglesias <edgar.iglesias@xilinx.com> [crisµblaze part] Acked-by: Guan Xuetao <gxt@mprc.pku.edu.cn> [unicore32 part] Signed-off-by: Thomas Huth <thuth@redhat.com>
91 lines
2.9 KiB
C
91 lines
2.9 KiB
C
/*
|
|
* Microblaze MMU emulation for qemu.
|
|
*
|
|
* Copyright (c) 2009 Edgar E. Iglesias
|
|
*
|
|
* This library is free software; you can redistribute it and/or
|
|
* modify it under the terms of the GNU Lesser General Public
|
|
* License as published by the Free Software Foundation; either
|
|
* version 2 of the License, or (at your option) any later version.
|
|
*
|
|
* This library is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
|
|
* Lesser General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU Lesser General Public
|
|
* License along with this library; if not, see <http://www.gnu.org/licenses/>.
|
|
*/
|
|
|
|
#define MMU_R_PID 0
|
|
#define MMU_R_ZPR 1
|
|
#define MMU_R_TLBX 2
|
|
#define MMU_R_TLBLO 3
|
|
#define MMU_R_TLBHI 4
|
|
#define MMU_R_TLBSX 5
|
|
|
|
#define RAM_DATA 1
|
|
#define RAM_TAG 0
|
|
|
|
/* Tag portion */
|
|
#define TLB_EPN_MASK 0xFFFFFC00 /* Effective Page Number */
|
|
#define TLB_PAGESZ_MASK 0x00000380
|
|
#define TLB_PAGESZ(x) (((x) & 0x7) << 7)
|
|
#define PAGESZ_1K 0
|
|
#define PAGESZ_4K 1
|
|
#define PAGESZ_16K 2
|
|
#define PAGESZ_64K 3
|
|
#define PAGESZ_256K 4
|
|
#define PAGESZ_1M 5
|
|
#define PAGESZ_4M 6
|
|
#define PAGESZ_16M 7
|
|
#define TLB_VALID 0x00000040 /* Entry is valid */
|
|
|
|
/* Data portion */
|
|
#define TLB_RPN_MASK 0xFFFFFC00 /* Real Page Number */
|
|
#define TLB_PERM_MASK 0x00000300
|
|
#define TLB_EX 0x00000200 /* Instruction execution allowed */
|
|
#define TLB_WR 0x00000100 /* Writes permitted */
|
|
#define TLB_ZSEL_MASK 0x000000F0
|
|
#define TLB_ZSEL(x) (((x) & 0xF) << 4)
|
|
#define TLB_ATTR_MASK 0x0000000F
|
|
#define TLB_W 0x00000008 /* Caching is write-through */
|
|
#define TLB_I 0x00000004 /* Caching is inhibited */
|
|
#define TLB_M 0x00000002 /* Memory is coherent */
|
|
#define TLB_G 0x00000001 /* Memory is guarded from prefetch */
|
|
|
|
#define TLB_ENTRIES 64
|
|
|
|
struct microblaze_mmu
|
|
{
|
|
/* Data and tag brams. */
|
|
uint32_t rams[2][TLB_ENTRIES];
|
|
/* We keep a separate ram for the tids to avoid the 48 bit tag width. */
|
|
uint8_t tids[TLB_ENTRIES];
|
|
/* Control flops. */
|
|
uint32_t regs[8];
|
|
|
|
int c_mmu;
|
|
int c_mmu_tlb_access;
|
|
int c_mmu_zones;
|
|
};
|
|
|
|
struct microblaze_mmu_lookup
|
|
{
|
|
uint32_t paddr;
|
|
uint32_t vaddr;
|
|
unsigned int size;
|
|
unsigned int idx;
|
|
int prot;
|
|
enum {
|
|
ERR_PROT, ERR_MISS, ERR_HIT
|
|
} err;
|
|
};
|
|
|
|
unsigned int mmu_translate(struct microblaze_mmu *mmu,
|
|
struct microblaze_mmu_lookup *lu,
|
|
target_ulong vaddr, int rw, int mmu_idx);
|
|
uint32_t mmu_read(CPUMBState *env, uint32_t rn);
|
|
void mmu_write(CPUMBState *env, uint32_t rn, uint32_t v);
|
|
void mmu_init(struct microblaze_mmu *mmu);
|