mirror of
https://github.com/qemu/qemu.git
synced 2024-12-05 01:33:41 +08:00
d2623129a7
The only way object_property_add() can fail is when a property with the same name already exists. Since our property names are all hardcoded, failure is a programming error, and the appropriate way to handle it is passing &error_abort. Same for its variants, except for object_property_add_child(), which additionally fails when the child already has a parent. Parentage is also under program control, so this is a programming error, too. We have a bit over 500 callers. Almost half of them pass &error_abort, slightly fewer ignore errors, one test case handles errors, and the remaining few callers pass them to their own callers. The previous few commits demonstrated once again that ignoring programming errors is a bad idea. Of the few ones that pass on errors, several violate the Error API. The Error ** argument must be NULL, &error_abort, &error_fatal, or a pointer to a variable containing NULL. Passing an argument of the latter kind twice without clearing it in between is wrong: if the first call sets an error, it no longer points to NULL for the second call. ich9_pm_add_properties(), sparc32_ledma_realize(), sparc32_dma_realize(), xilinx_axidma_realize(), xilinx_enet_realize() are wrong that way. When the one appropriate choice of argument is &error_abort, letting users pick the argument is a bad idea. Drop parameter @errp and assert the preconditions instead. There's one exception to "duplicate property name is a programming error": the way object_property_add() implements the magic (and undocumented) "automatic arrayification". Don't drop @errp there. Instead, rename object_property_add() to object_property_try_add(), and add the obvious wrapper object_property_add(). Signed-off-by: Markus Armbruster <armbru@redhat.com> Reviewed-by: Eric Blake <eblake@redhat.com> Reviewed-by: Paolo Bonzini <pbonzini@redhat.com> Message-Id: <20200505152926.18877-15-armbru@redhat.com> [Two semantic rebase conflicts resolved]
220 lines
7.8 KiB
C
220 lines
7.8 KiB
C
/*
|
|
* Generic ISA Super I/O
|
|
*
|
|
* Copyright (c) 2010-2012 Herve Poussineau
|
|
* Copyright (c) 2011-2012 Andreas Färber
|
|
* Copyright (c) 2018 Philippe Mathieu-Daudé
|
|
*
|
|
* This work is licensed under the terms of the GNU GPL, version 2 or later.
|
|
* See the COPYING file in the top-level directory.
|
|
* SPDX-License-Identifier: GPL-2.0-or-later
|
|
*/
|
|
|
|
#include "qemu/osdep.h"
|
|
#include "qemu/error-report.h"
|
|
#include "qemu/module.h"
|
|
#include "qapi/error.h"
|
|
#include "sysemu/sysemu.h"
|
|
#include "sysemu/blockdev.h"
|
|
#include "chardev/char.h"
|
|
#include "hw/isa/superio.h"
|
|
#include "hw/qdev-properties.h"
|
|
#include "hw/input/i8042.h"
|
|
#include "hw/char/serial.h"
|
|
#include "trace.h"
|
|
|
|
static void isa_superio_realize(DeviceState *dev, Error **errp)
|
|
{
|
|
ISASuperIODevice *sio = ISA_SUPERIO(dev);
|
|
ISASuperIOClass *k = ISA_SUPERIO_GET_CLASS(sio);
|
|
ISABus *bus = isa_bus_from_device(ISA_DEVICE(dev));
|
|
ISADevice *isa;
|
|
DeviceState *d;
|
|
Chardev *chr;
|
|
DriveInfo *drive;
|
|
char *name;
|
|
int i;
|
|
|
|
/* Parallel port */
|
|
for (i = 0; i < k->parallel.count; i++) {
|
|
if (i >= ARRAY_SIZE(sio->parallel)) {
|
|
warn_report("superio: ignoring %td parallel controllers",
|
|
k->parallel.count - ARRAY_SIZE(sio->parallel));
|
|
break;
|
|
}
|
|
if (!k->parallel.is_enabled || k->parallel.is_enabled(sio, i)) {
|
|
/* FIXME use a qdev chardev prop instead of parallel_hds[] */
|
|
chr = parallel_hds[i];
|
|
if (chr == NULL) {
|
|
name = g_strdup_printf("discarding-parallel%d", i);
|
|
chr = qemu_chr_new(name, "null", NULL);
|
|
} else {
|
|
name = g_strdup_printf("parallel%d", i);
|
|
}
|
|
isa = isa_create(bus, "isa-parallel");
|
|
d = DEVICE(isa);
|
|
qdev_prop_set_uint32(d, "index", i);
|
|
if (k->parallel.get_iobase) {
|
|
qdev_prop_set_uint32(d, "iobase",
|
|
k->parallel.get_iobase(sio, i));
|
|
}
|
|
if (k->parallel.get_irq) {
|
|
qdev_prop_set_uint32(d, "irq", k->parallel.get_irq(sio, i));
|
|
}
|
|
qdev_prop_set_chr(d, "chardev", chr);
|
|
object_property_add_child(OBJECT(dev), name, OBJECT(isa));
|
|
qdev_init_nofail(d);
|
|
sio->parallel[i] = isa;
|
|
trace_superio_create_parallel(i,
|
|
k->parallel.get_iobase ?
|
|
k->parallel.get_iobase(sio, i) : -1,
|
|
k->parallel.get_irq ?
|
|
k->parallel.get_irq(sio, i) : -1);
|
|
g_free(name);
|
|
}
|
|
}
|
|
|
|
/* Serial */
|
|
for (i = 0; i < k->serial.count; i++) {
|
|
if (i >= ARRAY_SIZE(sio->serial)) {
|
|
warn_report("superio: ignoring %td serial controllers",
|
|
k->serial.count - ARRAY_SIZE(sio->serial));
|
|
break;
|
|
}
|
|
if (!k->serial.is_enabled || k->serial.is_enabled(sio, i)) {
|
|
/* FIXME use a qdev chardev prop instead of serial_hd() */
|
|
chr = serial_hd(i);
|
|
if (chr == NULL) {
|
|
name = g_strdup_printf("discarding-serial%d", i);
|
|
chr = qemu_chr_new(name, "null", NULL);
|
|
} else {
|
|
name = g_strdup_printf("serial%d", i);
|
|
}
|
|
isa = isa_create(bus, TYPE_ISA_SERIAL);
|
|
d = DEVICE(isa);
|
|
qdev_prop_set_uint32(d, "index", i);
|
|
if (k->serial.get_iobase) {
|
|
qdev_prop_set_uint32(d, "iobase",
|
|
k->serial.get_iobase(sio, i));
|
|
}
|
|
if (k->serial.get_irq) {
|
|
qdev_prop_set_uint32(d, "irq", k->serial.get_irq(sio, i));
|
|
}
|
|
qdev_prop_set_chr(d, "chardev", chr);
|
|
object_property_add_child(OBJECT(dev), name, OBJECT(isa));
|
|
qdev_init_nofail(d);
|
|
sio->serial[i] = isa;
|
|
trace_superio_create_serial(i,
|
|
k->serial.get_iobase ?
|
|
k->serial.get_iobase(sio, i) : -1,
|
|
k->serial.get_irq ?
|
|
k->serial.get_irq(sio, i) : -1);
|
|
g_free(name);
|
|
}
|
|
}
|
|
|
|
/* Floppy disc */
|
|
if (!k->floppy.is_enabled || k->floppy.is_enabled(sio, 0)) {
|
|
isa = isa_create(bus, "isa-fdc");
|
|
d = DEVICE(isa);
|
|
if (k->floppy.get_iobase) {
|
|
qdev_prop_set_uint32(d, "iobase", k->floppy.get_iobase(sio, 0));
|
|
}
|
|
if (k->floppy.get_irq) {
|
|
qdev_prop_set_uint32(d, "irq", k->floppy.get_irq(sio, 0));
|
|
}
|
|
/* FIXME use a qdev drive property instead of drive_get() */
|
|
drive = drive_get(IF_FLOPPY, 0, 0);
|
|
if (drive != NULL) {
|
|
qdev_prop_set_drive(d, "driveA", blk_by_legacy_dinfo(drive),
|
|
&error_fatal);
|
|
}
|
|
/* FIXME use a qdev drive property instead of drive_get() */
|
|
drive = drive_get(IF_FLOPPY, 0, 1);
|
|
if (drive != NULL) {
|
|
qdev_prop_set_drive(d, "driveB", blk_by_legacy_dinfo(drive),
|
|
&error_fatal);
|
|
}
|
|
object_property_add_child(OBJECT(sio), "isa-fdc", OBJECT(isa));
|
|
qdev_init_nofail(d);
|
|
sio->floppy = isa;
|
|
trace_superio_create_floppy(0,
|
|
k->floppy.get_iobase ?
|
|
k->floppy.get_iobase(sio, 0) : -1,
|
|
k->floppy.get_irq ?
|
|
k->floppy.get_irq(sio, 0) : -1);
|
|
}
|
|
|
|
/* Keyboard, mouse */
|
|
isa = isa_create(bus, TYPE_I8042);
|
|
object_property_add_child(OBJECT(sio), TYPE_I8042, OBJECT(isa));
|
|
qdev_init_nofail(DEVICE(isa));
|
|
sio->kbc = isa;
|
|
|
|
/* IDE */
|
|
if (k->ide.count && (!k->ide.is_enabled || k->ide.is_enabled(sio, 0))) {
|
|
isa = isa_create(bus, "isa-ide");
|
|
d = DEVICE(isa);
|
|
if (k->ide.get_iobase) {
|
|
qdev_prop_set_uint32(d, "iobase", k->ide.get_iobase(sio, 0));
|
|
}
|
|
if (k->ide.get_iobase) {
|
|
qdev_prop_set_uint32(d, "iobase2", k->ide.get_iobase(sio, 1));
|
|
}
|
|
if (k->ide.get_irq) {
|
|
qdev_prop_set_uint32(d, "irq", k->ide.get_irq(sio, 0));
|
|
}
|
|
qdev_init_nofail(d);
|
|
object_property_add_child(OBJECT(sio), "isa-ide", OBJECT(isa));
|
|
sio->ide = isa;
|
|
trace_superio_create_ide(0,
|
|
k->ide.get_iobase ?
|
|
k->ide.get_iobase(sio, 0) : -1,
|
|
k->ide.get_irq ?
|
|
k->ide.get_irq(sio, 0) : -1);
|
|
}
|
|
}
|
|
|
|
static void isa_superio_class_init(ObjectClass *oc, void *data)
|
|
{
|
|
DeviceClass *dc = DEVICE_CLASS(oc);
|
|
|
|
dc->realize = isa_superio_realize;
|
|
/* Reason: Uses parallel_hds[0] in realize(), so it can't be used twice */
|
|
dc->user_creatable = false;
|
|
}
|
|
|
|
static const TypeInfo isa_superio_type_info = {
|
|
.name = TYPE_ISA_SUPERIO,
|
|
.parent = TYPE_ISA_DEVICE,
|
|
.abstract = true,
|
|
.class_size = sizeof(ISASuperIOClass),
|
|
.class_init = isa_superio_class_init,
|
|
};
|
|
|
|
/* SMS FDC37M817 Super I/O */
|
|
static void fdc37m81x_class_init(ObjectClass *klass, void *data)
|
|
{
|
|
ISASuperIOClass *sc = ISA_SUPERIO_CLASS(klass);
|
|
|
|
sc->serial.count = 2; /* NS16C550A */
|
|
sc->parallel.count = 1;
|
|
sc->floppy.count = 1; /* SMSC 82077AA Compatible */
|
|
sc->ide.count = 0;
|
|
}
|
|
|
|
static const TypeInfo fdc37m81x_type_info = {
|
|
.name = TYPE_FDC37M81X_SUPERIO,
|
|
.parent = TYPE_ISA_SUPERIO,
|
|
.instance_size = sizeof(ISASuperIODevice),
|
|
.class_init = fdc37m81x_class_init,
|
|
};
|
|
|
|
static void isa_superio_register_types(void)
|
|
{
|
|
type_register_static(&isa_superio_type_info);
|
|
type_register_static(&fdc37m81x_type_info);
|
|
}
|
|
|
|
type_init(isa_superio_register_types)
|