mirror of
https://github.com/qemu/qemu.git
synced 2024-12-18 09:43:38 +08:00
63cfcd47d7
This includes: - SLL.W, SRL.W, SRA.W, ROTR.W - SLLI.W, SRLI.W, SRAI.W, ROTRI.W - SLL.D, SRL.D, SRA.D, ROTR.D - SLLI.D, SRLI.D, SRAI.D, ROTRI.D Signed-off-by: Song Gao <gaosong@loongson.cn> Signed-off-by: Xiaojuan Yang <yangxiaojuan@loongson.cn> Reviewed-by: Richard Henderson <richard.henderson@linaro.org> Message-Id: <20220606124333.2060567-6-yangxiaojuan@loongson.cn> Signed-off-by: Richard Henderson <richard.henderson@linaro.org>
107 lines
3.0 KiB
PHP
107 lines
3.0 KiB
PHP
/* SPDX-License-Identifier: GPL-2.0-or-later */
|
|
/*
|
|
* Copyright (c) 2021 Loongson Technology Corporation Limited
|
|
*/
|
|
|
|
static void gen_sll_w(TCGv dest, TCGv src1, TCGv src2)
|
|
{
|
|
TCGv t0 = tcg_temp_new();
|
|
tcg_gen_andi_tl(t0, src2, 0x1f);
|
|
tcg_gen_shl_tl(dest, src1, t0);
|
|
tcg_temp_free(t0);
|
|
}
|
|
|
|
static void gen_srl_w(TCGv dest, TCGv src1, TCGv src2)
|
|
{
|
|
TCGv t0 = tcg_temp_new();
|
|
tcg_gen_andi_tl(t0, src2, 0x1f);
|
|
tcg_gen_shr_tl(dest, src1, t0);
|
|
tcg_temp_free(t0);
|
|
}
|
|
|
|
static void gen_sra_w(TCGv dest, TCGv src1, TCGv src2)
|
|
{
|
|
TCGv t0 = tcg_temp_new();
|
|
tcg_gen_andi_tl(t0, src2, 0x1f);
|
|
tcg_gen_sar_tl(dest, src1, t0);
|
|
tcg_temp_free(t0);
|
|
}
|
|
|
|
static void gen_sll_d(TCGv dest, TCGv src1, TCGv src2)
|
|
{
|
|
TCGv t0 = tcg_temp_new();
|
|
tcg_gen_andi_tl(t0, src2, 0x3f);
|
|
tcg_gen_shl_tl(dest, src1, t0);
|
|
tcg_temp_free(t0);
|
|
}
|
|
|
|
static void gen_srl_d(TCGv dest, TCGv src1, TCGv src2)
|
|
{
|
|
TCGv t0 = tcg_temp_new();
|
|
tcg_gen_andi_tl(t0, src2, 0x3f);
|
|
tcg_gen_shr_tl(dest, src1, t0);
|
|
tcg_temp_free(t0);
|
|
}
|
|
|
|
static void gen_sra_d(TCGv dest, TCGv src1, TCGv src2)
|
|
{
|
|
TCGv t0 = tcg_temp_new();
|
|
tcg_gen_andi_tl(t0, src2, 0x3f);
|
|
tcg_gen_sar_tl(dest, src1, t0);
|
|
tcg_temp_free(t0);
|
|
}
|
|
|
|
static void gen_rotr_w(TCGv dest, TCGv src1, TCGv src2)
|
|
{
|
|
TCGv_i32 t1 = tcg_temp_new_i32();
|
|
TCGv_i32 t2 = tcg_temp_new_i32();
|
|
TCGv t0 = tcg_temp_new();
|
|
|
|
tcg_gen_andi_tl(t0, src2, 0x1f);
|
|
|
|
tcg_gen_trunc_tl_i32(t1, src1);
|
|
tcg_gen_trunc_tl_i32(t2, t0);
|
|
|
|
tcg_gen_rotr_i32(t1, t1, t2);
|
|
tcg_gen_ext_i32_tl(dest, t1);
|
|
|
|
tcg_temp_free_i32(t1);
|
|
tcg_temp_free_i32(t2);
|
|
tcg_temp_free(t0);
|
|
}
|
|
|
|
static void gen_rotr_d(TCGv dest, TCGv src1, TCGv src2)
|
|
{
|
|
TCGv t0 = tcg_temp_new();
|
|
tcg_gen_andi_tl(t0, src2, 0x3f);
|
|
tcg_gen_rotr_tl(dest, src1, t0);
|
|
tcg_temp_free(t0);
|
|
}
|
|
|
|
static bool trans_srai_w(DisasContext *ctx, arg_srai_w *a)
|
|
{
|
|
TCGv dest = gpr_dst(ctx, a->rd, EXT_NONE);
|
|
TCGv src1 = gpr_src(ctx, a->rj, EXT_ZERO);
|
|
|
|
tcg_gen_sextract_tl(dest, src1, a->imm, 32 - a->imm);
|
|
gen_set_gpr(a->rd, dest, EXT_NONE);
|
|
|
|
return true;
|
|
}
|
|
|
|
TRANS(sll_w, gen_rrr, EXT_ZERO, EXT_NONE, EXT_SIGN, gen_sll_w)
|
|
TRANS(srl_w, gen_rrr, EXT_ZERO, EXT_NONE, EXT_SIGN, gen_srl_w)
|
|
TRANS(sra_w, gen_rrr, EXT_SIGN, EXT_NONE, EXT_SIGN, gen_sra_w)
|
|
TRANS(sll_d, gen_rrr, EXT_NONE, EXT_NONE, EXT_NONE, gen_sll_d)
|
|
TRANS(srl_d, gen_rrr, EXT_NONE, EXT_NONE, EXT_NONE, gen_srl_d)
|
|
TRANS(sra_d, gen_rrr, EXT_NONE, EXT_NONE, EXT_NONE, gen_sra_d)
|
|
TRANS(rotr_w, gen_rrr, EXT_ZERO, EXT_NONE, EXT_SIGN, gen_rotr_w)
|
|
TRANS(rotr_d, gen_rrr, EXT_NONE, EXT_NONE, EXT_NONE, gen_rotr_d)
|
|
TRANS(slli_w, gen_rri_c, EXT_NONE, EXT_SIGN, tcg_gen_shli_tl)
|
|
TRANS(slli_d, gen_rri_c, EXT_NONE, EXT_NONE, tcg_gen_shli_tl)
|
|
TRANS(srli_w, gen_rri_c, EXT_ZERO, EXT_SIGN, tcg_gen_shri_tl)
|
|
TRANS(srli_d, gen_rri_c, EXT_NONE, EXT_NONE, tcg_gen_shri_tl)
|
|
TRANS(srai_d, gen_rri_c, EXT_NONE, EXT_NONE, tcg_gen_sari_tl)
|
|
TRANS(rotri_w, gen_rri_v, EXT_NONE, EXT_NONE, gen_rotr_w)
|
|
TRANS(rotri_d, gen_rri_c, EXT_NONE, EXT_NONE, tcg_gen_rotri_tl)
|