mirror of
https://github.com/qemu/qemu.git
synced 2024-11-26 21:33:40 +08:00
e267255957
Now we do all our checking at translate time we can make cpu_loop a little bit simpler. We also introduce a simple linux-user semihosting test case to defend the functionality. The out-of-tree softmmu based semihosting tests are still more comprehensive. Signed-off-by: Alex Bennée <alex.bennee@linaro.org> Message-id: 20190913151845.12582-6-alex.bennee@linaro.org Reviewed-by: Peter Maydell <peter.maydell@linaro.org> Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
43 lines
1.0 KiB
C
43 lines
1.0 KiB
C
#ifndef ARM_TARGET_SYSCALL_H
|
|
#define ARM_TARGET_SYSCALL_H
|
|
|
|
/* this struct defines the way the registers are stored on the
|
|
stack during a system call. */
|
|
|
|
/* uregs[0..15] are r0 to r15; uregs[16] is CPSR; uregs[17] is ORIG_r0 */
|
|
struct target_pt_regs {
|
|
abi_long uregs[18];
|
|
};
|
|
|
|
#define ARM_SYSCALL_BASE 0x900000
|
|
#define ARM_THUMB_SYSCALL 0
|
|
|
|
#define ARM_NR_BASE 0xf0000
|
|
#define ARM_NR_breakpoint (ARM_NR_BASE + 1)
|
|
#define ARM_NR_cacheflush (ARM_NR_BASE + 2)
|
|
#define ARM_NR_set_tls (ARM_NR_BASE + 5)
|
|
#define ARM_NR_get_tls (ARM_NR_BASE + 6)
|
|
|
|
#if defined(TARGET_WORDS_BIGENDIAN)
|
|
#define UNAME_MACHINE "armv5teb"
|
|
#else
|
|
#define UNAME_MACHINE "armv5tel"
|
|
#endif
|
|
#define UNAME_MINIMUM_RELEASE "2.6.32"
|
|
|
|
#define TARGET_CLONE_BACKWARDS
|
|
|
|
#define TARGET_MINSIGSTKSZ 2048
|
|
#define TARGET_MLOCKALL_MCL_CURRENT 1
|
|
#define TARGET_MLOCKALL_MCL_FUTURE 2
|
|
#define TARGET_WANT_OLD_SYS_SELECT
|
|
|
|
#define TARGET_FORCE_SHMLBA
|
|
|
|
static inline abi_ulong target_shmlba(CPUARMState *env)
|
|
{
|
|
return 4 * 4096;
|
|
}
|
|
|
|
#endif /* ARM_TARGET_SYSCALL_H */
|