mirror of
https://github.com/qemu/qemu.git
synced 2024-12-02 08:13:34 +08:00
2b7168fc43
vsetvl and vsetvli are two configure instructions for vl, vtype. TB flags should update after configure instructions. The (ill, lmul, sew ) of vtype and the bit of (VSTART == 0 && VL == VLMAX) will be placed within tb_flags. Signed-off-by: LIU Zhiwei <zhiwei_liu@c-sky.com> Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Reviewed-by: Richard Henderson <richard.henderson@linaro.org> Message-Id: <20200701152549.1218-5-zhiwei_liu@c-sky.com> Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
29 lines
1.0 KiB
Makefile
29 lines
1.0 KiB
Makefile
obj-y += translate.o op_helper.o cpu_helper.o cpu.o csr.o fpu_helper.o vector_helper.o gdbstub.o
|
|
obj-$(CONFIG_SOFTMMU) += pmp.o
|
|
|
|
ifeq ($(CONFIG_SOFTMMU),y)
|
|
obj-y += monitor.o
|
|
endif
|
|
|
|
DECODETREE = $(SRC_PATH)/scripts/decodetree.py
|
|
|
|
decode32-y = $(SRC_PATH)/target/riscv/insn32.decode
|
|
decode32-$(TARGET_RISCV64) += $(SRC_PATH)/target/riscv/insn32-64.decode
|
|
|
|
decode16-y = $(SRC_PATH)/target/riscv/insn16.decode
|
|
decode16-$(TARGET_RISCV32) += $(SRC_PATH)/target/riscv/insn16-32.decode
|
|
decode16-$(TARGET_RISCV64) += $(SRC_PATH)/target/riscv/insn16-64.decode
|
|
|
|
target/riscv/decode_insn32.inc.c: $(decode32-y) $(DECODETREE)
|
|
$(call quiet-command, \
|
|
$(PYTHON) $(DECODETREE) -o $@ --static-decode decode_insn32 \
|
|
$(decode32-y), "GEN", $(TARGET_DIR)$@)
|
|
|
|
target/riscv/decode_insn16.inc.c: $(decode16-y) $(DECODETREE)
|
|
$(call quiet-command, \
|
|
$(PYTHON) $(DECODETREE) -o $@ --static-decode decode_insn16 \
|
|
--insnwidth 16 $(decode16-y), "GEN", $(TARGET_DIR)$@)
|
|
|
|
target/riscv/translate.o: target/riscv/decode_insn32.inc.c \
|
|
target/riscv/decode_insn16.inc.c
|