mirror of
https://github.com/qemu/qemu.git
synced 2024-12-04 09:13:39 +08:00
6e8b990354
This is the combination of frozen bit and counter type, on a per
counter basis. So far this is only used by HFLAGS_INSN_CNT, but
will be used more later.
Signed-off-by: Richard Henderson <richard.henderson@linaro.org>
[danielhb: fixed PMC4 cyc_cnt shift, insn run latch code,
MMCR0_FC handling, "PMC[1-6]" comment]
Signed-off-by: Daniel Henrique Barboza <danielhb413@gmail.com>
Message-Id: <20220103224746.167831-2-danielhb413@gmail.com>
Signed-off-by: Cédric Le Goater <clg@kaod.org>
25 lines
558 B
C
25 lines
558 B
C
/*
|
|
* PMU emulation helpers for TCG IBM POWER chips
|
|
*
|
|
* Copyright IBM Corp. 2021
|
|
*
|
|
* Authors:
|
|
* Daniel Henrique Barboza <danielhb413@gmail.com>
|
|
*
|
|
* This work is licensed under the terms of the GNU GPL, version 2 or later.
|
|
* See the COPYING file in the top-level directory.
|
|
*/
|
|
|
|
#ifndef POWER8_PMU
|
|
#define POWER8_PMU
|
|
|
|
void cpu_ppc_pmu_init(CPUPPCState *env);
|
|
|
|
#if defined(TARGET_PPC64) && !defined(CONFIG_USER_ONLY)
|
|
void pmu_update_summaries(CPUPPCState *env);
|
|
#else
|
|
static inline void pmu_update_summaries(CPUPPCState *env) { }
|
|
#endif
|
|
|
|
#endif
|