mirror of
https://github.com/qemu/qemu.git
synced 2024-11-26 04:13:39 +08:00
94c882f7d1
Move PCPYLD (Parallel Copy Lower Doubleword) and PCPYUD (Parallel Copy Upper Doubleword) to decodetree. Remove unnecessary code / comments. Signed-off-by: Philippe Mathieu-Daudé <f4bug@amsat.org> Reviewed-by: Richard Henderson <richard.henderson@linaro.org> Message-Id: <20210214175912.732946-13-f4bug@amsat.org>
40 lines
1.4 KiB
Plaintext
40 lines
1.4 KiB
Plaintext
# Toshiba C790's instruction set
|
|
#
|
|
# Copyright (C) 2021 Philippe Mathieu-Daudé
|
|
#
|
|
# SPDX-License-Identifier: LGPL-2.1-or-later
|
|
#
|
|
# Toshiba Appendix B C790-Specific Instruction Set Details
|
|
|
|
###########################################################################
|
|
# Named attribute sets. These are used to make nice(er) names
|
|
# when creating helpers common to those for the individual
|
|
# instruction patterns.
|
|
|
|
&rtype rs rt rd sa
|
|
|
|
###########################################################################
|
|
# Named instruction formats. These are generally used to
|
|
# reduce the amount of duplication between instruction patterns.
|
|
|
|
@rs_rt_rd ...... rs:5 rt:5 rd:5 ..... ...... &rtype sa=0
|
|
@rt_rd ...... ..... rt:5 rd:5 ..... ...... &rtype rs=0 sa=0
|
|
@rs ...... rs:5 ..... .......... ...... &rtype rt=0 rd=0 sa=0
|
|
@rd ...... .......... rd:5 ..... ...... &rtype rs=0 rt=0 sa=0
|
|
|
|
###########################################################################
|
|
|
|
MFHI1 011100 0000000000 ..... 00000 010000 @rd
|
|
MTHI1 011100 ..... 0000000000 00000 010001 @rs
|
|
MFLO1 011100 0000000000 ..... 00000 010010 @rd
|
|
MTLO1 011100 ..... 0000000000 00000 010011 @rs
|
|
|
|
# MMI2
|
|
|
|
PCPYLD 011100 ..... ..... ..... 01110 001001 @rs_rt_rd
|
|
|
|
# MMI3
|
|
|
|
PCPYUD 011100 ..... ..... ..... 01110 101001 @rs_rt_rd
|
|
PCPYH 011100 00000 ..... ..... 11011 101001 @rt_rd
|