mirror of
https://github.com/qemu/qemu.git
synced 2024-12-06 18:23:40 +08:00
0d95299468
This adds a simple PRCI model for FU540 (sifive_u). It has different register layout from the existing PRCI model for FE310 (sifive_e). Signed-off-by: Bin Meng <bmeng.cn@gmail.com> Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Signed-off-by: Palmer Dabbelt <palmer@sifive.com>
15 lines
502 B
Makefile
15 lines
502 B
Makefile
obj-y += boot.o
|
|
obj-$(CONFIG_SPIKE) += riscv_htif.o
|
|
obj-$(CONFIG_HART) += riscv_hart.o
|
|
obj-$(CONFIG_SIFIVE_E) += sifive_e.o
|
|
obj-$(CONFIG_SIFIVE_E) += sifive_e_prci.o
|
|
obj-$(CONFIG_SIFIVE) += sifive_clint.o
|
|
obj-$(CONFIG_SIFIVE) += sifive_gpio.o
|
|
obj-$(CONFIG_SIFIVE) += sifive_plic.o
|
|
obj-$(CONFIG_SIFIVE) += sifive_test.o
|
|
obj-$(CONFIG_SIFIVE_U) += sifive_u.o
|
|
obj-$(CONFIG_SIFIVE_U) += sifive_u_prci.o
|
|
obj-$(CONFIG_SIFIVE) += sifive_uart.o
|
|
obj-$(CONFIG_SPIKE) += spike.o
|
|
obj-$(CONFIG_RISCV_VIRT) += virt.o
|