mirror of
https://github.com/qemu/qemu.git
synced 2024-12-15 15:33:29 +08:00
0e68e240a9
This eliminates all functions in insn_trans/trans_rvc.inc.c, so the entire file can be removed. Signed-off-by: Richard Henderson <richard.henderson@linaro.org> Reviewed-by: Palmer Dabbelt <palmer@sifive.com> Signed-off-by: Palmer Dabbelt <palmer@sifive.com>
29 lines
1.2 KiB
Plaintext
29 lines
1.2 KiB
Plaintext
#
|
|
# RISC-V translation routines for the RVXI Base Integer Instruction Set.
|
|
#
|
|
# Copyright (c) 2018 Peer Adelt, peer.adelt@hni.uni-paderborn.de
|
|
# Bastian Koppelmann, kbastian@mail.uni-paderborn.de
|
|
#
|
|
# This program is free software; you can redistribute it and/or modify it
|
|
# under the terms and conditions of the GNU General Public License,
|
|
# version 2 or later, as published by the Free Software Foundation.
|
|
#
|
|
# This program is distributed in the hope it will be useful, but WITHOUT
|
|
# ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
|
|
# FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
|
|
# more details.
|
|
#
|
|
# You should have received a copy of the GNU General Public License along with
|
|
# this program. If not, see <http://www.gnu.org/licenses/>.
|
|
|
|
# *** RV32C Standard Extension (Quadrant 0) ***
|
|
flw 011 ... ... .. ... 00 @cl_w
|
|
fsw 111 ... ... .. ... 00 @cs_w
|
|
|
|
# *** RV32C Standard Extension (Quadrant 1) ***
|
|
jal 001 ........... 01 @cj rd=1 # C.JAL
|
|
|
|
# *** RV32C Standard Extension (Quadrant 2) ***
|
|
flw 011 . ..... ..... 10 @c_lwsp
|
|
fsw 111 . ..... ..... 10 @c_swsp
|