mirror of
https://github.com/qemu/qemu.git
synced 2024-12-13 14:33:31 +08:00
2507c12ab0
As stated before, devices can be little, big or native endian. The target endianness is not of their concern, so we need to push things down a level. This patch adds a parameter to cpu_register_io_memory that allows a device to choose its endianness. For now, all devices simply choose native endian, because that's the same behavior as before. Signed-off-by: Alexander Graf <agraf@suse.de> Signed-off-by: Blue Swirl <blauwirbel@gmail.com>
197 lines
5.5 KiB
C
197 lines
5.5 KiB
C
/*
|
|
* TI OMAP processors UART emulation.
|
|
*
|
|
* Copyright (C) 2006-2008 Andrzej Zaborowski <balrog@zabor.org>
|
|
* Copyright (C) 2007-2009 Nokia Corporation
|
|
*
|
|
* This program is free software; you can redistribute it and/or
|
|
* modify it under the terms of the GNU General Public License as
|
|
* published by the Free Software Foundation; either version 2 or
|
|
* (at your option) version 3 of the License.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License along
|
|
* with this program; if not, see <http://www.gnu.org/licenses/>.
|
|
*/
|
|
#include "qemu-char.h"
|
|
#include "hw.h"
|
|
#include "omap.h"
|
|
/* We use pc-style serial ports. */
|
|
#include "pc.h"
|
|
|
|
/* UARTs */
|
|
struct omap_uart_s {
|
|
target_phys_addr_t base;
|
|
SerialState *serial; /* TODO */
|
|
struct omap_target_agent_s *ta;
|
|
omap_clk fclk;
|
|
qemu_irq irq;
|
|
|
|
uint8_t eblr;
|
|
uint8_t syscontrol;
|
|
uint8_t wkup;
|
|
uint8_t cfps;
|
|
uint8_t mdr[2];
|
|
uint8_t scr;
|
|
uint8_t clksel;
|
|
};
|
|
|
|
void omap_uart_reset(struct omap_uart_s *s)
|
|
{
|
|
s->eblr = 0x00;
|
|
s->syscontrol = 0;
|
|
s->wkup = 0x3f;
|
|
s->cfps = 0x69;
|
|
s->clksel = 0;
|
|
}
|
|
|
|
struct omap_uart_s *omap_uart_init(target_phys_addr_t base,
|
|
qemu_irq irq, omap_clk fclk, omap_clk iclk,
|
|
qemu_irq txdma, qemu_irq rxdma,
|
|
const char *label, CharDriverState *chr)
|
|
{
|
|
struct omap_uart_s *s = (struct omap_uart_s *)
|
|
qemu_mallocz(sizeof(struct omap_uart_s));
|
|
|
|
s->base = base;
|
|
s->fclk = fclk;
|
|
s->irq = irq;
|
|
#ifdef TARGET_WORDS_BIGENDIAN
|
|
s->serial = serial_mm_init(base, 2, irq, omap_clk_getrate(fclk)/16,
|
|
chr ?: qemu_chr_open(label, "null", NULL), 1,
|
|
1);
|
|
#else
|
|
s->serial = serial_mm_init(base, 2, irq, omap_clk_getrate(fclk)/16,
|
|
chr ?: qemu_chr_open(label, "null", NULL), 1,
|
|
0);
|
|
#endif
|
|
return s;
|
|
}
|
|
|
|
static uint32_t omap_uart_read(void *opaque, target_phys_addr_t addr)
|
|
{
|
|
struct omap_uart_s *s = (struct omap_uart_s *) opaque;
|
|
|
|
addr &= 0xff;
|
|
switch (addr) {
|
|
case 0x20: /* MDR1 */
|
|
return s->mdr[0];
|
|
case 0x24: /* MDR2 */
|
|
return s->mdr[1];
|
|
case 0x40: /* SCR */
|
|
return s->scr;
|
|
case 0x44: /* SSR */
|
|
return 0x0;
|
|
case 0x48: /* EBLR (OMAP2) */
|
|
return s->eblr;
|
|
case 0x4C: /* OSC_12M_SEL (OMAP1) */
|
|
return s->clksel;
|
|
case 0x50: /* MVR */
|
|
return 0x30;
|
|
case 0x54: /* SYSC (OMAP2) */
|
|
return s->syscontrol;
|
|
case 0x58: /* SYSS (OMAP2) */
|
|
return 1;
|
|
case 0x5c: /* WER (OMAP2) */
|
|
return s->wkup;
|
|
case 0x60: /* CFPS (OMAP2) */
|
|
return s->cfps;
|
|
}
|
|
|
|
OMAP_BAD_REG(addr);
|
|
return 0;
|
|
}
|
|
|
|
static void omap_uart_write(void *opaque, target_phys_addr_t addr,
|
|
uint32_t value)
|
|
{
|
|
struct omap_uart_s *s = (struct omap_uart_s *) opaque;
|
|
|
|
addr &= 0xff;
|
|
switch (addr) {
|
|
case 0x20: /* MDR1 */
|
|
s->mdr[0] = value & 0x7f;
|
|
break;
|
|
case 0x24: /* MDR2 */
|
|
s->mdr[1] = value & 0xff;
|
|
break;
|
|
case 0x40: /* SCR */
|
|
s->scr = value & 0xff;
|
|
break;
|
|
case 0x48: /* EBLR (OMAP2) */
|
|
s->eblr = value & 0xff;
|
|
break;
|
|
case 0x4C: /* OSC_12M_SEL (OMAP1) */
|
|
s->clksel = value & 1;
|
|
break;
|
|
case 0x44: /* SSR */
|
|
case 0x50: /* MVR */
|
|
case 0x58: /* SYSS (OMAP2) */
|
|
OMAP_RO_REG(addr);
|
|
break;
|
|
case 0x54: /* SYSC (OMAP2) */
|
|
s->syscontrol = value & 0x1d;
|
|
if (value & 2)
|
|
omap_uart_reset(s);
|
|
break;
|
|
case 0x5c: /* WER (OMAP2) */
|
|
s->wkup = value & 0x7f;
|
|
break;
|
|
case 0x60: /* CFPS (OMAP2) */
|
|
s->cfps = value & 0xff;
|
|
break;
|
|
default:
|
|
OMAP_BAD_REG(addr);
|
|
}
|
|
}
|
|
|
|
static CPUReadMemoryFunc * const omap_uart_readfn[] = {
|
|
omap_uart_read,
|
|
omap_uart_read,
|
|
omap_badwidth_read8,
|
|
};
|
|
|
|
static CPUWriteMemoryFunc * const omap_uart_writefn[] = {
|
|
omap_uart_write,
|
|
omap_uart_write,
|
|
omap_badwidth_write8,
|
|
};
|
|
|
|
struct omap_uart_s *omap2_uart_init(struct omap_target_agent_s *ta,
|
|
qemu_irq irq, omap_clk fclk, omap_clk iclk,
|
|
qemu_irq txdma, qemu_irq rxdma,
|
|
const char *label, CharDriverState *chr)
|
|
{
|
|
target_phys_addr_t base = omap_l4_attach(ta, 0, 0);
|
|
struct omap_uart_s *s = omap_uart_init(base, irq,
|
|
fclk, iclk, txdma, rxdma, label, chr);
|
|
int iomemtype = cpu_register_io_memory(omap_uart_readfn,
|
|
omap_uart_writefn, s, DEVICE_NATIVE_ENDIAN);
|
|
|
|
s->ta = ta;
|
|
|
|
cpu_register_physical_memory(base + 0x20, 0x100, iomemtype);
|
|
|
|
return s;
|
|
}
|
|
|
|
void omap_uart_attach(struct omap_uart_s *s, CharDriverState *chr)
|
|
{
|
|
/* TODO: Should reuse or destroy current s->serial */
|
|
#ifdef TARGET_WORDS_BIGENDIAN
|
|
s->serial = serial_mm_init(s->base, 2, s->irq,
|
|
omap_clk_getrate(s->fclk) / 16,
|
|
chr ?: qemu_chr_open("null", "null", NULL), 1,
|
|
1);
|
|
#else
|
|
s->serial = serial_mm_init(s->base, 2, s->irq,
|
|
omap_clk_getrate(s->fclk) / 16,
|
|
chr ?: qemu_chr_open("null", "null", NULL), 1,
|
|
0);
|
|
#endif
|
|
}
|