mirror of
https://github.com/qemu/qemu.git
synced 2024-12-04 17:23:39 +08:00
356a2db3c6
Exception Vector Base Address Register (EVBAR) - This optional register can be used to apply an offset to the exception vector addresses. The significant bits (31-12) of the vector offset address for each exception depend on the setting of the Supervision Register (SR)'s EPH bit and the Exception Vector Base Address Register (EVBAR). Its presence is indicated by the EVBARP bit in the CPU Configuration Register (CPUCFGR). Signed-off-by: Tim 'mithro' Ansell <mithro@mithis.com> Signed-off-by: Stafford Horne <shorne@gmail.com> |
||
|---|---|---|
| .. | ||
| cpu.c | ||
| cpu.h | ||
| exception_helper.c | ||
| exception.c | ||
| exception.h | ||
| fpu_helper.c | ||
| gdbstub.c | ||
| helper.h | ||
| interrupt_helper.c | ||
| interrupt.c | ||
| machine.c | ||
| Makefile.objs | ||
| mmu_helper.c | ||
| mmu.c | ||
| sys_helper.c | ||
| translate.c | ||