mirror of
https://github.com/qemu/qemu.git
synced 2024-12-16 16:53:28 +08:00
6b37554458
The powerpc Linux kernel[1] and skiboot firmware[2] recently gained changes that cause the Processor Compatibility Register (PCR) SPR to be cleared. These changes cause Linux to fail to boot on the Qemu powernv machine with an error: Trying to write privileged spr 338 (0x152) at 0000000030017f0c With this patch Qemu makes this register available as a hypervisor privileged register. Note that bits set in this register disable features of the processor. Currently the only register state that is supported is when the register is zeroed (enable all features). This is sufficient for guests to once again boot. [1] https://lkml.kernel.org/r/20180518013742.24095-1-mikey@neuling.org [2] https://patchwork.ozlabs.org/patch/915932/ Signed-off-by: Joel Stanley <joel@jms.id.au> Signed-off-by: David Gibson <david@gibson.dropbear.id.au>
238 lines
6.5 KiB
C
238 lines
6.5 KiB
C
/*
|
|
* Miscellaneous PowerPC emulation helpers for QEMU.
|
|
*
|
|
* Copyright (c) 2003-2007 Jocelyn Mayer
|
|
*
|
|
* This library is free software; you can redistribute it and/or
|
|
* modify it under the terms of the GNU Lesser General Public
|
|
* License as published by the Free Software Foundation; either
|
|
* version 2 of the License, or (at your option) any later version.
|
|
*
|
|
* This library is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
|
|
* Lesser General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU Lesser General Public
|
|
* License along with this library; if not, see <http://www.gnu.org/licenses/>.
|
|
*/
|
|
#include "qemu/osdep.h"
|
|
#include "cpu.h"
|
|
#include "exec/exec-all.h"
|
|
#include "exec/helper-proto.h"
|
|
#include "qemu/error-report.h"
|
|
|
|
#include "helper_regs.h"
|
|
|
|
/*****************************************************************************/
|
|
/* SPR accesses */
|
|
void helper_load_dump_spr(CPUPPCState *env, uint32_t sprn)
|
|
{
|
|
qemu_log("Read SPR %d %03x => " TARGET_FMT_lx "\n", sprn, sprn,
|
|
env->spr[sprn]);
|
|
}
|
|
|
|
void helper_store_dump_spr(CPUPPCState *env, uint32_t sprn)
|
|
{
|
|
qemu_log("Write SPR %d %03x <= " TARGET_FMT_lx "\n", sprn, sprn,
|
|
env->spr[sprn]);
|
|
}
|
|
|
|
#ifdef TARGET_PPC64
|
|
static void raise_fu_exception(CPUPPCState *env, uint32_t bit,
|
|
uint32_t sprn, uint32_t cause,
|
|
uintptr_t raddr)
|
|
{
|
|
qemu_log("Facility SPR %d is unavailable (SPR FSCR:%d)\n", sprn, bit);
|
|
|
|
env->spr[SPR_FSCR] &= ~((target_ulong)FSCR_IC_MASK << FSCR_IC_POS);
|
|
cause &= FSCR_IC_MASK;
|
|
env->spr[SPR_FSCR] |= (target_ulong)cause << FSCR_IC_POS;
|
|
|
|
raise_exception_err_ra(env, POWERPC_EXCP_FU, 0, raddr);
|
|
}
|
|
#endif
|
|
|
|
void helper_fscr_facility_check(CPUPPCState *env, uint32_t bit,
|
|
uint32_t sprn, uint32_t cause)
|
|
{
|
|
#ifdef TARGET_PPC64
|
|
if (env->spr[SPR_FSCR] & (1ULL << bit)) {
|
|
/* Facility is enabled, continue */
|
|
return;
|
|
}
|
|
raise_fu_exception(env, bit, sprn, cause, GETPC());
|
|
#endif
|
|
}
|
|
|
|
void helper_msr_facility_check(CPUPPCState *env, uint32_t bit,
|
|
uint32_t sprn, uint32_t cause)
|
|
{
|
|
#ifdef TARGET_PPC64
|
|
if (env->msr & (1ULL << bit)) {
|
|
/* Facility is enabled, continue */
|
|
return;
|
|
}
|
|
raise_fu_exception(env, bit, sprn, cause, GETPC());
|
|
#endif
|
|
}
|
|
|
|
#if !defined(CONFIG_USER_ONLY)
|
|
|
|
void helper_store_sdr1(CPUPPCState *env, target_ulong val)
|
|
{
|
|
PowerPCCPU *cpu = ppc_env_get_cpu(env);
|
|
|
|
if (env->spr[SPR_SDR1] != val) {
|
|
ppc_store_sdr1(env, val);
|
|
tlb_flush(CPU(cpu));
|
|
}
|
|
}
|
|
|
|
#if defined(TARGET_PPC64)
|
|
void helper_store_ptcr(CPUPPCState *env, target_ulong val)
|
|
{
|
|
PowerPCCPU *cpu = ppc_env_get_cpu(env);
|
|
|
|
if (env->spr[SPR_PTCR] != val) {
|
|
ppc_store_ptcr(env, val);
|
|
tlb_flush(CPU(cpu));
|
|
}
|
|
}
|
|
|
|
void helper_store_pcr(CPUPPCState *env, target_ulong value)
|
|
{
|
|
PowerPCCPU *cpu = ppc_env_get_cpu(env);
|
|
PowerPCCPUClass *pcc = POWERPC_CPU_GET_CLASS(cpu);
|
|
|
|
env->spr[SPR_PCR] = value & pcc->pcr_mask;
|
|
}
|
|
#endif /* defined(TARGET_PPC64) */
|
|
|
|
void helper_store_pidr(CPUPPCState *env, target_ulong val)
|
|
{
|
|
PowerPCCPU *cpu = ppc_env_get_cpu(env);
|
|
|
|
env->spr[SPR_BOOKS_PID] = val;
|
|
tlb_flush(CPU(cpu));
|
|
}
|
|
|
|
void helper_store_hid0_601(CPUPPCState *env, target_ulong val)
|
|
{
|
|
target_ulong hid0;
|
|
|
|
hid0 = env->spr[SPR_HID0];
|
|
if ((val ^ hid0) & 0x00000008) {
|
|
/* Change current endianness */
|
|
env->hflags &= ~(1 << MSR_LE);
|
|
env->hflags_nmsr &= ~(1 << MSR_LE);
|
|
env->hflags_nmsr |= (1 << MSR_LE) & (((val >> 3) & 1) << MSR_LE);
|
|
env->hflags |= env->hflags_nmsr;
|
|
qemu_log("%s: set endianness to %c => " TARGET_FMT_lx "\n", __func__,
|
|
val & 0x8 ? 'l' : 'b', env->hflags);
|
|
}
|
|
env->spr[SPR_HID0] = (uint32_t)val;
|
|
}
|
|
|
|
void helper_store_403_pbr(CPUPPCState *env, uint32_t num, target_ulong value)
|
|
{
|
|
PowerPCCPU *cpu = ppc_env_get_cpu(env);
|
|
|
|
if (likely(env->pb[num] != value)) {
|
|
env->pb[num] = value;
|
|
/* Should be optimized */
|
|
tlb_flush(CPU(cpu));
|
|
}
|
|
}
|
|
|
|
void helper_store_40x_dbcr0(CPUPPCState *env, target_ulong val)
|
|
{
|
|
store_40x_dbcr0(env, val);
|
|
}
|
|
|
|
void helper_store_40x_sler(CPUPPCState *env, target_ulong val)
|
|
{
|
|
store_40x_sler(env, val);
|
|
}
|
|
#endif
|
|
/*****************************************************************************/
|
|
/* PowerPC 601 specific instructions (POWER bridge) */
|
|
|
|
target_ulong helper_clcs(CPUPPCState *env, uint32_t arg)
|
|
{
|
|
switch (arg) {
|
|
case 0x0CUL:
|
|
/* Instruction cache line size */
|
|
return env->icache_line_size;
|
|
break;
|
|
case 0x0DUL:
|
|
/* Data cache line size */
|
|
return env->dcache_line_size;
|
|
break;
|
|
case 0x0EUL:
|
|
/* Minimum cache line size */
|
|
return (env->icache_line_size < env->dcache_line_size) ?
|
|
env->icache_line_size : env->dcache_line_size;
|
|
break;
|
|
case 0x0FUL:
|
|
/* Maximum cache line size */
|
|
return (env->icache_line_size > env->dcache_line_size) ?
|
|
env->icache_line_size : env->dcache_line_size;
|
|
break;
|
|
default:
|
|
/* Undefined */
|
|
return 0;
|
|
break;
|
|
}
|
|
}
|
|
|
|
/*****************************************************************************/
|
|
/* Special registers manipulation */
|
|
|
|
/* GDBstub can read and write MSR... */
|
|
void ppc_store_msr(CPUPPCState *env, target_ulong value)
|
|
{
|
|
hreg_store_msr(env, value, 0);
|
|
}
|
|
|
|
/* This code is lifted from MacOnLinux. It is called whenever
|
|
* THRM1,2 or 3 is read an fixes up the values in such a way
|
|
* that will make MacOS not hang. These registers exist on some
|
|
* 75x and 74xx processors.
|
|
*/
|
|
void helper_fixup_thrm(CPUPPCState *env)
|
|
{
|
|
target_ulong v, t;
|
|
int i;
|
|
|
|
#define THRM1_TIN (1 << 31)
|
|
#define THRM1_TIV (1 << 30)
|
|
#define THRM1_THRES(x) (((x) & 0x7f) << 23)
|
|
#define THRM1_TID (1 << 2)
|
|
#define THRM1_TIE (1 << 1)
|
|
#define THRM1_V (1 << 0)
|
|
#define THRM3_E (1 << 0)
|
|
|
|
if (!(env->spr[SPR_THRM3] & THRM3_E)) {
|
|
return;
|
|
}
|
|
|
|
/* Note: Thermal interrupts are unimplemented */
|
|
for (i = SPR_THRM1; i <= SPR_THRM2; i++) {
|
|
v = env->spr[i];
|
|
if (!(v & THRM1_V)) {
|
|
continue;
|
|
}
|
|
v |= THRM1_TIV;
|
|
v &= ~THRM1_TIN;
|
|
t = v & THRM1_THRES(127);
|
|
if ((v & THRM1_TID) && t < THRM1_THRES(24)) {
|
|
v |= THRM1_TIN;
|
|
}
|
|
if (!(v & THRM1_TID) && t > THRM1_THRES(24)) {
|
|
v |= THRM1_TIN;
|
|
}
|
|
env->spr[i] = v;
|
|
}
|
|
}
|