mirror of
https://github.com/qemu/qemu.git
synced 2024-12-19 02:03:49 +08:00
14c179541b
This allows qemu to run the "normal" power on reset boot path through u-boot, where the DDR is trained. An enhancement would be to have the SCU bit stick across qemu reboots, but be unset on initial boot. Proper modelling would be to discard all writes to the phy setting regs at offset 0x100 - 0x400 and to model the phy status regs at offset 0x400. The status regs model would only need to account for offets 0x00, 0x50, 0x68 and 0x7c. Signed-off-by: Joel Stanley <joel@jms.id.au> [ clg: checkpatch fixes ] Message-Id: <20200819100956.2216690-17-clg@kaod.org> Signed-off-by: Cédric Le Goater <clg@kaod.org>
60 lines
1.8 KiB
C
60 lines
1.8 KiB
C
/*
|
|
* ASPEED SDRAM Memory Controller
|
|
*
|
|
* Copyright (C) 2016 IBM Corp.
|
|
*
|
|
* This code is licensed under the GPL version 2 or later. See the
|
|
* COPYING file in the top-level directory.
|
|
*/
|
|
#ifndef ASPEED_SDMC_H
|
|
#define ASPEED_SDMC_H
|
|
|
|
#include "hw/sysbus.h"
|
|
|
|
#define TYPE_ASPEED_SDMC "aspeed.sdmc"
|
|
#define ASPEED_SDMC(obj) OBJECT_CHECK(AspeedSDMCState, (obj), TYPE_ASPEED_SDMC)
|
|
#define TYPE_ASPEED_2400_SDMC TYPE_ASPEED_SDMC "-ast2400"
|
|
#define TYPE_ASPEED_2500_SDMC TYPE_ASPEED_SDMC "-ast2500"
|
|
#define TYPE_ASPEED_2600_SDMC TYPE_ASPEED_SDMC "-ast2600"
|
|
|
|
/*
|
|
* SDMC has 174 documented registers. In addition the u-boot device tree
|
|
* describes the following regions:
|
|
* - PHY status regs at offset 0x400, length 0x200
|
|
* - PHY setting regs at offset 0x100, length 0x300
|
|
*
|
|
* There are two sets of MRS (Mode Registers) configuration in ast2600 memory
|
|
* system: one is in the SDRAM MC (memory controller) which is used in run
|
|
* time, and the other is in the DDR-PHY IP which is used during DDR-PHY
|
|
* training.
|
|
*/
|
|
#define ASPEED_SDMC_NR_REGS (0x500 >> 2)
|
|
|
|
typedef struct AspeedSDMCState {
|
|
/*< private >*/
|
|
SysBusDevice parent_obj;
|
|
|
|
/*< public >*/
|
|
MemoryRegion iomem;
|
|
|
|
uint32_t regs[ASPEED_SDMC_NR_REGS];
|
|
uint64_t ram_size;
|
|
uint64_t max_ram_size;
|
|
} AspeedSDMCState;
|
|
|
|
#define ASPEED_SDMC_CLASS(klass) \
|
|
OBJECT_CLASS_CHECK(AspeedSDMCClass, (klass), TYPE_ASPEED_SDMC)
|
|
#define ASPEED_SDMC_GET_CLASS(obj) \
|
|
OBJECT_GET_CLASS(AspeedSDMCClass, (obj), TYPE_ASPEED_SDMC)
|
|
|
|
typedef struct AspeedSDMCClass {
|
|
SysBusDeviceClass parent_class;
|
|
|
|
uint64_t max_ram_size;
|
|
const uint64_t *valid_ram_sizes;
|
|
uint32_t (*compute_conf)(AspeedSDMCState *s, uint32_t data);
|
|
void (*write)(AspeedSDMCState *s, uint32_t reg, uint32_t data);
|
|
} AspeedSDMCClass;
|
|
|
|
#endif /* ASPEED_SDMC_H */
|