mirror of
https://github.com/qemu/qemu.git
synced 2024-12-14 15:03:33 +08:00
7f54640b4b
The ioapic sources reside in hw/intc already. Move the headers there as well. Signed-off-by: Bernhard Beschow <shentey@gmail.com> Reviewed-by: Philippe Mathieu-Daudé <philmd@linaro.org> Message-Id: <20230213173033.98762-11-shentey@gmail.com> [PMD: Keep ioapic_internal.h in hw/intc/, not under include/] Signed-off-by: Philippe Mathieu-Daudé <philmd@linaro.org>
119 lines
4.1 KiB
C
119 lines
4.1 KiB
C
/*
|
|
* IOAPIC emulation logic - internal interfaces
|
|
*
|
|
* Copyright (c) 2004-2005 Fabrice Bellard
|
|
* Copyright (c) 2009 Xiantao Zhang, Intel
|
|
* Copyright (c) 2011 Jan Kiszka, Siemens AG
|
|
*
|
|
* This library is free software; you can redistribute it and/or
|
|
* modify it under the terms of the GNU Lesser General Public
|
|
* License as published by the Free Software Foundation; either
|
|
* version 2.1 of the License, or (at your option) any later version.
|
|
*
|
|
* This library is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
|
|
* Lesser General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU Lesser General Public
|
|
* License along with this library; if not, see <http://www.gnu.org/licenses/>.
|
|
*/
|
|
|
|
#ifndef HW_INTC_IOAPIC_INTERNAL_H
|
|
#define HW_INTC_IOAPIC_INTERNAL_H
|
|
|
|
#include "exec/memory.h"
|
|
#include "hw/intc/ioapic.h"
|
|
#include "hw/sysbus.h"
|
|
#include "qemu/notify.h"
|
|
#include "qom/object.h"
|
|
|
|
#define MAX_IOAPICS 2
|
|
|
|
#define IOAPIC_LVT_DEST_SHIFT 56
|
|
#define IOAPIC_LVT_DEST_IDX_SHIFT 48
|
|
#define IOAPIC_LVT_MASKED_SHIFT 16
|
|
#define IOAPIC_LVT_TRIGGER_MODE_SHIFT 15
|
|
#define IOAPIC_LVT_REMOTE_IRR_SHIFT 14
|
|
#define IOAPIC_LVT_POLARITY_SHIFT 13
|
|
#define IOAPIC_LVT_DELIV_STATUS_SHIFT 12
|
|
#define IOAPIC_LVT_DEST_MODE_SHIFT 11
|
|
#define IOAPIC_LVT_DELIV_MODE_SHIFT 8
|
|
|
|
#define IOAPIC_LVT_MASKED (1 << IOAPIC_LVT_MASKED_SHIFT)
|
|
#define IOAPIC_LVT_TRIGGER_MODE (1 << IOAPIC_LVT_TRIGGER_MODE_SHIFT)
|
|
#define IOAPIC_LVT_REMOTE_IRR (1 << IOAPIC_LVT_REMOTE_IRR_SHIFT)
|
|
#define IOAPIC_LVT_POLARITY (1 << IOAPIC_LVT_POLARITY_SHIFT)
|
|
#define IOAPIC_LVT_DELIV_STATUS (1 << IOAPIC_LVT_DELIV_STATUS_SHIFT)
|
|
#define IOAPIC_LVT_DEST_MODE (1 << IOAPIC_LVT_DEST_MODE_SHIFT)
|
|
#define IOAPIC_LVT_DELIV_MODE (7 << IOAPIC_LVT_DELIV_MODE_SHIFT)
|
|
|
|
/* Bits that are read-only for IOAPIC entry */
|
|
#define IOAPIC_RO_BITS (IOAPIC_LVT_REMOTE_IRR | \
|
|
IOAPIC_LVT_DELIV_STATUS)
|
|
#define IOAPIC_RW_BITS (~(uint64_t)IOAPIC_RO_BITS)
|
|
|
|
#define IOAPIC_TRIGGER_EDGE 0
|
|
#define IOAPIC_TRIGGER_LEVEL 1
|
|
|
|
/*io{apic,sapic} delivery mode*/
|
|
#define IOAPIC_DM_FIXED 0x0
|
|
#define IOAPIC_DM_LOWEST_PRIORITY 0x1
|
|
#define IOAPIC_DM_PMI 0x2
|
|
#define IOAPIC_DM_NMI 0x4
|
|
#define IOAPIC_DM_INIT 0x5
|
|
#define IOAPIC_DM_SIPI 0x6
|
|
#define IOAPIC_DM_EXTINT 0x7
|
|
#define IOAPIC_DM_MASK 0x7
|
|
|
|
#define IOAPIC_VECTOR_MASK 0xff
|
|
|
|
#define IOAPIC_IOREGSEL 0x00
|
|
#define IOAPIC_IOWIN 0x10
|
|
#define IOAPIC_EOI 0x40
|
|
|
|
#define IOAPIC_REG_ID 0x00
|
|
#define IOAPIC_REG_VER 0x01
|
|
#define IOAPIC_REG_ARB 0x02
|
|
#define IOAPIC_REG_REDTBL_BASE 0x10
|
|
#define IOAPIC_ID 0x00
|
|
|
|
#define IOAPIC_ID_SHIFT 24
|
|
#define IOAPIC_ID_MASK 0xf
|
|
|
|
#define IOAPIC_VER_ENTRIES_SHIFT 16
|
|
|
|
|
|
#define TYPE_IOAPIC_COMMON "ioapic-common"
|
|
OBJECT_DECLARE_TYPE(IOAPICCommonState, IOAPICCommonClass, IOAPIC_COMMON)
|
|
|
|
struct IOAPICCommonClass {
|
|
SysBusDeviceClass parent_class;
|
|
|
|
DeviceRealize realize;
|
|
DeviceUnrealize unrealize;
|
|
void (*pre_save)(IOAPICCommonState *s);
|
|
void (*post_load)(IOAPICCommonState *s);
|
|
};
|
|
|
|
struct IOAPICCommonState {
|
|
SysBusDevice busdev;
|
|
MemoryRegion io_memory;
|
|
uint8_t id;
|
|
uint8_t ioregsel;
|
|
uint32_t irr;
|
|
uint64_t ioredtbl[IOAPIC_NUM_PINS];
|
|
Notifier machine_done;
|
|
uint8_t version;
|
|
uint64_t irq_count[IOAPIC_NUM_PINS];
|
|
int irq_level[IOAPIC_NUM_PINS];
|
|
int irq_eoi[IOAPIC_NUM_PINS];
|
|
QEMUTimer *delayed_ioapic_service_timer;
|
|
};
|
|
|
|
void ioapic_reset_common(DeviceState *dev);
|
|
|
|
void ioapic_stat_update_irq(IOAPICCommonState *s, int irq, int level);
|
|
|
|
#endif /* HW_INTC_IOAPIC_INTERNAL_H */
|