mirror of
https://github.com/qemu/qemu.git
synced 2024-12-05 17:53:36 +08:00
44d79a6bd7
Currently the per-target documentation for those targets that implement semihosting includes a bit of text that goes into both the manual and the manpage about options specific to the target. This text is redundant with the earlier generic option description of the semihosting option produced from qemu-options.hx. To avoid having to create a lot of stub include files to include into the rST generated qemu.1 manpage, roll target-specific bits of information into the qemu-options.hx text, so the user doesn't have to look in two places for this information. Signed-off-by: Peter Maydell <peter.maydell@linaro.org> Reviewed-by: Alex Bennée <alex.bennee@linaro.org> Tested-by: Alex Bennée <alex.bennee@linaro.org> Message-id: 20200228153619.9906-24-peter.maydell@linaro.org
28 lines
694 B
ReStructuredText
28 lines
694 B
ReStructuredText
.. _Xtensa-System-emulator:
|
|
|
|
Xtensa System emulator
|
|
----------------------
|
|
|
|
Two executables cover simulation of both Xtensa endian options,
|
|
``qemu-system-xtensa`` and ``qemu-system-xtensaeb``. Two different
|
|
machine types are emulated:
|
|
|
|
- Xtensa emulator pseudo board \"sim\"
|
|
|
|
- Avnet LX60/LX110/LX200 board
|
|
|
|
The sim pseudo board emulation provides an environment similar to one
|
|
provided by the proprietary Tensilica ISS. It supports:
|
|
|
|
- A range of Xtensa CPUs, default is the DC232B
|
|
|
|
- Console and filesystem access via semihosting calls
|
|
|
|
The Avnet LX60/LX110/LX200 emulation supports:
|
|
|
|
- A range of Xtensa CPUs, default is the DC232B
|
|
|
|
- 16550 UART
|
|
|
|
- OpenCores 10/100 Mbps Ethernet MAC
|