mirror of
https://github.com/qemu/qemu.git
synced 2025-01-19 12:03:51 +08:00
027ac0cb51
Some guests (ex. Darwin-XNU) can attemp to read this MSR to retrieve and validate CPU topology comparing it to ACPI MADT content MSR description from Intel Manual: 35H: MSR_CORE_THREAD_COUNT: Configured State of Enabled Processor Core Count and Logical Processor Count Bits 15:0 THREAD_COUNT The number of logical processors that are currently enabled in the physical package Bits 31:16 Core_COUNT The number of processor cores that are currently enabled in the physical package Bits 63:32 Reserved Signed-off-by: Vladislav Yaroshchuk <yaroshchuk2000@gmail.com> Message-Id: <20210113205323.33310-1-yaroshchuk2000@gmail.com> [RB: reordered MSR definition and dropped u suffix from shift offset] Signed-off-by: Roman Bolshakov <r.bolshakov@yadro.com> Signed-off-by: Paolo Bonzini <pbonzini@redhat.com> |
||
|---|---|---|
| .. | ||
| hax | ||
| hvf | ||
| kvm | ||
| tcg | ||
| whpx | ||
| arch_dump.c | ||
| arch_memory_mapping.c | ||
| cpu-dump.c | ||
| cpu-param.h | ||
| cpu-qom.h | ||
| cpu.c | ||
| cpu.h | ||
| gdbstub.c | ||
| helper.c | ||
| helper.h | ||
| machine.c | ||
| meson.build | ||
| monitor.c | ||
| ops_sse_header.h | ||
| ops_sse.h | ||
| sev_i386.h | ||
| sev-stub.c | ||
| sev.c | ||
| shift_helper_template.h | ||
| svm.h | ||
| trace-events | ||
| trace.h | ||
| xsave_helper.c | ||