mirror of
https://github.com/qemu/qemu.git
synced 2024-12-04 17:23:39 +08:00
4921a0ce86
This is an effort to clean up the hw/riscv directory. Ideally it should only contain the RISC-V SoC / machine codes plus generic codes. Let's move sifive_gpio model to hw/gpio directory. Note this also removes the trace-events in the hw/riscv directory, since gpio is the only supported trace target in that directory. Signed-off-by: Bin Meng <bin.meng@windriver.com> Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Message-Id: <1599129623-68957-5-git-send-email-bmeng.cn@gmail.com> Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
13 lines
121 B
Plaintext
13 lines
121 B
Plaintext
config MAX7310
|
|
bool
|
|
depends on I2C
|
|
|
|
config PL061
|
|
bool
|
|
|
|
config GPIO_KEY
|
|
bool
|
|
|
|
config SIFIVE_GPIO
|
|
bool
|