mirror of
https://github.com/qemu/qemu.git
synced 2024-11-24 19:33:39 +08:00
3d4b4c0f4b
git-svn-id: svn://svn.savannah.nongnu.org/qemu/trunk@587 c046a42c-6fe2-441c-8c8c-71466251a162
44 lines
1.6 KiB
Plaintext
44 lines
1.6 KiB
Plaintext
short term:
|
|
----------
|
|
- XP install bug fix
|
|
- handle Self Modifying Code even if modifying current TB (BE OS 5 install)
|
|
- L4 Pistachio kernel boot fix
|
|
- TLB code protection support for PPC
|
|
- add sysenter/sysexit and fxsr for L4 pistachio 686
|
|
- basic VGA optimizations
|
|
- disable SMC handling for ARM/SPARC/PPC
|
|
- see undefined flags for BTx insn
|
|
- user/kernel PUSHL/POPL in helper.c
|
|
- keyboard output buffer filling timing emulation
|
|
- verify tb_flush() with a20 and TLBs
|
|
- return UD exception if LOCK prefix incorrectly used
|
|
- cmos clock update and timers
|
|
- test ldt limit < 7 ?
|
|
- tests for each target CPU
|
|
- fix CCOP optimisation
|
|
- fix all remaining thread lock issues (must put TBs in a specific invalid
|
|
state, find a solution for tb_flush()).
|
|
- fix arm fpu rounding (at least for float->integer conversions)
|
|
- SMP support
|
|
|
|
lower priority:
|
|
--------------
|
|
- suppress shift_mem ops
|
|
- fix some 16 bit sp push/pop overflow (pusha/popa, lcall lret)
|
|
- sysenter/sysexit emulation
|
|
- optimize FPU operations (evaluate x87 stack pointer statically) and
|
|
fix cr0.TS emulation
|
|
- add IPC syscalls
|
|
- use -msoft-float on ARM
|
|
- use kernel traps for unaligned accesses on ARM ?
|
|
- handle rare page fault cases (in particular if page fault in heplers or
|
|
in syscall emulation code).
|
|
- fix thread stack freeing (use kernel 2.5.x CLONE_CHILD_CLEARTID)
|
|
- more syscalls (in particular all 64 bit ones, IPCs, fix 64 bit
|
|
issues, fix 16 bit uid issues)
|
|
- use page_unprotect_range in every suitable syscall to handle all
|
|
cases of self modifying code.
|
|
- use gcc as a backend to generate better code (easy to do by using
|
|
op-i386.c operations as local inline functions).
|
|
- add SSE2/MMX operations
|