mirror of
https://github.com/qemu/qemu.git
synced 2024-11-25 20:03:37 +08:00
target-arm: Fix soft interrupt in GIC distributor
Fix selection of target list filter mode. Signed-off-by: Adam Lackorzynski <adam@os.inf.tu-dresden.de> Reviewed-by: Peter Maydell <peter.maydell@linaro.org> Signed-off-by: Aurelien Jarno <aurelien@aurel32.net>
This commit is contained in:
parent
29501f1b9e
commit
fa25014441
@ -549,10 +549,10 @@ static void gic_dist_writel(void *opaque, target_phys_addr_t offset,
|
||||
mask = (value >> 16) & ALL_CPU_MASK;
|
||||
break;
|
||||
case 1:
|
||||
mask = 1 << cpu;
|
||||
mask = ALL_CPU_MASK ^ (1 << cpu);
|
||||
break;
|
||||
case 2:
|
||||
mask = ALL_CPU_MASK ^ (1 << cpu);
|
||||
mask = 1 << cpu;
|
||||
break;
|
||||
default:
|
||||
DPRINTF("Bad Soft Int target filter\n");
|
||||
|
Loading…
Reference in New Issue
Block a user