mirror of
https://github.com/qemu/qemu.git
synced 2024-11-26 12:23:36 +08:00
i.MX: Split GPT emulator in a header file and a source file
Signed-off-by: Jean-Christophe Dubois <jcd@tribudubois.net> Reviewed-by: Peter Crosthwaite <peter.crosthwaite@xilinx.com> Message-id: e32fba56b9dae3cc7c83726550514b2d0c890ae0.1437080501.git.jcd@tribudubois.net Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
This commit is contained in:
Jean-Christophe Dubois
Peter Maydell
parent
565328fcc3
commit
d647b26dc6
@ -5,23 +5,18 @@
|
||||
* Copyright (c) 2011 NICTA Pty Ltd
|
||||
* Originally written by Hans Jiang
|
||||
* Updated by Peter Chubb
|
||||
* Updated by Jean-Christophe Dubois
|
||||
* Updated by Jean-Christophe Dubois <jcd@tribudubois.net>
|
||||
*
|
||||
* This code is licensed under GPL version 2 or later. See
|
||||
* the COPYING file in the top-level directory.
|
||||
*
|
||||
*/
|
||||
|
||||
#include "hw/hw.h"
|
||||
#include "qemu/bitops.h"
|
||||
#include "qemu/timer.h"
|
||||
#include "hw/ptimer.h"
|
||||
#include "hw/sysbus.h"
|
||||
#include "hw/arm/imx.h"
|
||||
#include "hw/timer/imx_gpt.h"
|
||||
#include "hw/misc/imx_ccm.h"
|
||||
#include "qemu/main-loop.h"
|
||||
|
||||
#define TYPE_IMX_GPT "imx.gpt"
|
||||
|
||||
/*
|
||||
* Define to 1 for debug messages
|
||||
*/
|
||||
@ -74,74 +69,6 @@ static char const *imx_gpt_reg_name(uint32_t reg)
|
||||
# define IPRINTF(fmt, args...) do {} while (0)
|
||||
#endif
|
||||
|
||||
#define IMX_GPT(obj) \
|
||||
OBJECT_CHECK(IMXGPTState, (obj), TYPE_IMX_GPT)
|
||||
/*
|
||||
* GPT : General purpose timer
|
||||
*
|
||||
* This timer counts up continuously while it is enabled, resetting itself
|
||||
* to 0 when it reaches GPT_TIMER_MAX (in freerun mode) or when it
|
||||
* reaches the value of one of the ocrX (in periodic mode).
|
||||
*/
|
||||
|
||||
#define GPT_TIMER_MAX 0XFFFFFFFFUL
|
||||
|
||||
/* Control register. Not all of these bits have any effect (yet) */
|
||||
#define GPT_CR_EN (1 << 0) /* GPT Enable */
|
||||
#define GPT_CR_ENMOD (1 << 1) /* GPT Enable Mode */
|
||||
#define GPT_CR_DBGEN (1 << 2) /* GPT Debug mode enable */
|
||||
#define GPT_CR_WAITEN (1 << 3) /* GPT Wait Mode Enable */
|
||||
#define GPT_CR_DOZEN (1 << 4) /* GPT Doze mode enable */
|
||||
#define GPT_CR_STOPEN (1 << 5) /* GPT Stop Mode Enable */
|
||||
#define GPT_CR_CLKSRC_SHIFT (6)
|
||||
#define GPT_CR_CLKSRC_MASK (0x7)
|
||||
|
||||
#define GPT_CR_FRR (1 << 9) /* Freerun or Restart */
|
||||
#define GPT_CR_SWR (1 << 15) /* Software Reset */
|
||||
#define GPT_CR_IM1 (3 << 16) /* Input capture channel 1 mode (2 bits) */
|
||||
#define GPT_CR_IM2 (3 << 18) /* Input capture channel 2 mode (2 bits) */
|
||||
#define GPT_CR_OM1 (7 << 20) /* Output Compare Channel 1 Mode (3 bits) */
|
||||
#define GPT_CR_OM2 (7 << 23) /* Output Compare Channel 2 Mode (3 bits) */
|
||||
#define GPT_CR_OM3 (7 << 26) /* Output Compare Channel 3 Mode (3 bits) */
|
||||
#define GPT_CR_FO1 (1 << 29) /* Force Output Compare Channel 1 */
|
||||
#define GPT_CR_FO2 (1 << 30) /* Force Output Compare Channel 2 */
|
||||
#define GPT_CR_FO3 (1 << 31) /* Force Output Compare Channel 3 */
|
||||
|
||||
#define GPT_SR_OF1 (1 << 0)
|
||||
#define GPT_SR_OF2 (1 << 1)
|
||||
#define GPT_SR_OF3 (1 << 2)
|
||||
#define GPT_SR_ROV (1 << 5)
|
||||
|
||||
#define GPT_IR_OF1IE (1 << 0)
|
||||
#define GPT_IR_OF2IE (1 << 1)
|
||||
#define GPT_IR_OF3IE (1 << 2)
|
||||
#define GPT_IR_ROVIE (1 << 5)
|
||||
|
||||
typedef struct {
|
||||
SysBusDevice busdev;
|
||||
ptimer_state *timer;
|
||||
MemoryRegion iomem;
|
||||
DeviceState *ccm;
|
||||
|
||||
uint32_t cr;
|
||||
uint32_t pr;
|
||||
uint32_t sr;
|
||||
uint32_t ir;
|
||||
uint32_t ocr1;
|
||||
uint32_t ocr2;
|
||||
uint32_t ocr3;
|
||||
uint32_t icr1;
|
||||
uint32_t icr2;
|
||||
uint32_t cnt;
|
||||
|
||||
uint32_t next_timeout;
|
||||
uint32_t next_int;
|
||||
|
||||
uint32_t freq;
|
||||
|
||||
qemu_irq irq;
|
||||
} IMXGPTState;
|
||||
|
||||
static const VMStateDescription vmstate_imx_timer_gpt = {
|
||||
.name = "imx.gpt",
|
||||
.version_id = 3,
|
||||
|
||||
107
include/hw/timer/imx_gpt.h
Normal file
107
include/hw/timer/imx_gpt.h
Normal file
@ -0,0 +1,107 @@
|
||||
/*
|
||||
* i.MX GPT Timer
|
||||
*
|
||||
* Copyright (c) 2008 OK Labs
|
||||
* Copyright (c) 2011 NICTA Pty Ltd
|
||||
* Originally written by Hans Jiang
|
||||
* Updated by Peter Chubb
|
||||
* Updated by Jean-Christophe Dubois <jcd@tribudubois.net>
|
||||
*
|
||||
* Permission is hereby granted, free of charge, to any person obtaining a copy
|
||||
* of this software and associated documentation files (the "Software"), to deal
|
||||
* in the Software without restriction, including without limitation the rights
|
||||
* to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
|
||||
* copies of the Software, and to permit persons to whom the Software is
|
||||
* furnished to do so, subject to the following conditions:
|
||||
*
|
||||
* The above copyright notice and this permission notice shall be included in
|
||||
* all copies or substantial portions of the Software.
|
||||
*
|
||||
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
||||
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
||||
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
||||
* THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
|
||||
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
|
||||
* OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
|
||||
* THE SOFTWARE.
|
||||
*/
|
||||
|
||||
#ifndef IMX_GPT_H
|
||||
#define IMX_GPT_H
|
||||
|
||||
#include "hw/sysbus.h"
|
||||
#include "hw/ptimer.h"
|
||||
|
||||
/*
|
||||
* GPT : General purpose timer
|
||||
*
|
||||
* This timer counts up continuously while it is enabled, resetting itself
|
||||
* to 0 when it reaches GPT_TIMER_MAX (in freerun mode) or when it
|
||||
* reaches the value of one of the ocrX (in periodic mode).
|
||||
*/
|
||||
|
||||
#define GPT_TIMER_MAX 0XFFFFFFFFUL
|
||||
|
||||
/* Control register. Not all of these bits have any effect (yet) */
|
||||
#define GPT_CR_EN (1 << 0) /* GPT Enable */
|
||||
#define GPT_CR_ENMOD (1 << 1) /* GPT Enable Mode */
|
||||
#define GPT_CR_DBGEN (1 << 2) /* GPT Debug mode enable */
|
||||
#define GPT_CR_WAITEN (1 << 3) /* GPT Wait Mode Enable */
|
||||
#define GPT_CR_DOZEN (1 << 4) /* GPT Doze mode enable */
|
||||
#define GPT_CR_STOPEN (1 << 5) /* GPT Stop Mode Enable */
|
||||
#define GPT_CR_CLKSRC_SHIFT (6)
|
||||
#define GPT_CR_CLKSRC_MASK (0x7)
|
||||
|
||||
#define GPT_CR_FRR (1 << 9) /* Freerun or Restart */
|
||||
#define GPT_CR_SWR (1 << 15) /* Software Reset */
|
||||
#define GPT_CR_IM1 (3 << 16) /* Input capture channel 1 mode (2 bits) */
|
||||
#define GPT_CR_IM2 (3 << 18) /* Input capture channel 2 mode (2 bits) */
|
||||
#define GPT_CR_OM1 (7 << 20) /* Output Compare Channel 1 Mode (3 bits) */
|
||||
#define GPT_CR_OM2 (7 << 23) /* Output Compare Channel 2 Mode (3 bits) */
|
||||
#define GPT_CR_OM3 (7 << 26) /* Output Compare Channel 3 Mode (3 bits) */
|
||||
#define GPT_CR_FO1 (1 << 29) /* Force Output Compare Channel 1 */
|
||||
#define GPT_CR_FO2 (1 << 30) /* Force Output Compare Channel 2 */
|
||||
#define GPT_CR_FO3 (1 << 31) /* Force Output Compare Channel 3 */
|
||||
|
||||
#define GPT_SR_OF1 (1 << 0)
|
||||
#define GPT_SR_OF2 (1 << 1)
|
||||
#define GPT_SR_OF3 (1 << 2)
|
||||
#define GPT_SR_ROV (1 << 5)
|
||||
|
||||
#define GPT_IR_OF1IE (1 << 0)
|
||||
#define GPT_IR_OF2IE (1 << 1)
|
||||
#define GPT_IR_OF3IE (1 << 2)
|
||||
#define GPT_IR_ROVIE (1 << 5)
|
||||
|
||||
#define TYPE_IMX_GPT "imx.gpt"
|
||||
#define IMX_GPT(obj) OBJECT_CHECK(IMXGPTState, (obj), TYPE_IMX_GPT)
|
||||
|
||||
typedef struct IMXGPTState{
|
||||
/*< private >*/
|
||||
SysBusDevice parent_obj;
|
||||
|
||||
/*< public >*/
|
||||
ptimer_state *timer;
|
||||
MemoryRegion iomem;
|
||||
DeviceState *ccm;
|
||||
|
||||
uint32_t cr;
|
||||
uint32_t pr;
|
||||
uint32_t sr;
|
||||
uint32_t ir;
|
||||
uint32_t ocr1;
|
||||
uint32_t ocr2;
|
||||
uint32_t ocr3;
|
||||
uint32_t icr1;
|
||||
uint32_t icr2;
|
||||
uint32_t cnt;
|
||||
|
||||
uint32_t next_timeout;
|
||||
uint32_t next_int;
|
||||
|
||||
uint32_t freq;
|
||||
|
||||
qemu_irq irq;
|
||||
} IMXGPTState;
|
||||
|
||||
#endif /* IMX_GPT_H */
|
||||
Loading…
Reference in New Issue
Block a user