mirrors/qemu
0
0
Fork 0
mirror of https://github.com/qemu/qemu.git synced 2024-12-11 20:53:51 +08:00
Code Issues Packages Projects Releases Wiki Activity

hw/mips/bootloader: Implement nanoMIPS NOP opcode generator

Browse Source 
Reviewed-by: Richard Henderson <richard.henderson@linaro.org>
Signed-off-by: Philippe Mathieu-Daudé <philmd@linaro.org>
Message-Id: <20221211204533.85359-3-philmd@linaro.org>
This commit is contained in:
Philippe Mathieu-Daudé 2022-11-02 16:25:46 +01:00
parent cd5066f861
commit cf386ca8ab
1 changed files with 20 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

24
hw/mips/bootloader.c
View File

@ -54,14 +54,30 @@ static bool bootcpu_supports_isa(uint64_t isa_mask)
return cpu_supports_isa(&MIPS_CPU(first_cpu)->env, isa_mask);
}
static void st_nm32_p(void **ptr, uint32_t insn)
{
uint16_t *p = *ptr;
stw_p(p, insn >> 16);
p++;
stw_p(p, insn >> 0);
p++;
*ptr = p;
}
/* Base types */
static void bl_gen_nop(void **ptr)
{
uint32_t *p = *ptr;
if (bootcpu_supports_isa(ISA_NANOMIPS32)) {
st_nm32_p(ptr, 0x8000c000);
} else {
uint32_t *p = *ptr;
stl_p(p, 0);
p++;
*ptr = p;
stl_p(p, 0);
p++;
*ptr = p;
}
}
static void bl_gen_r_type(void **ptr, uint8_t opcode,