mirror of
https://github.com/qemu/qemu.git
synced 2024-11-28 22:33:36 +08:00
tcg/tci: Move call-return regs to end of tcg_target_reg_alloc_order
As the only call-clobbered regs for TCI, these should receive the least priority. Tested-by: Philippe Mathieu-Daudé <f4bug@amsat.org> Reviewed-by: Philippe Mathieu-Daudé <f4bug@amsat.org> Signed-off-by: Richard Henderson <richard.henderson@linaro.org>
This commit is contained in:
parent
b6139eb057
commit
bcb81061dc
@ -170,8 +170,6 @@ static TCGConstraintSetIndex tcg_target_op_def(TCGOpcode op)
|
|||||||
}
|
}
|
||||||
|
|
||||||
static const int tcg_target_reg_alloc_order[] = {
|
static const int tcg_target_reg_alloc_order[] = {
|
||||||
TCG_REG_R0,
|
|
||||||
TCG_REG_R1,
|
|
||||||
TCG_REG_R2,
|
TCG_REG_R2,
|
||||||
TCG_REG_R3,
|
TCG_REG_R3,
|
||||||
TCG_REG_R4,
|
TCG_REG_R4,
|
||||||
@ -186,6 +184,8 @@ static const int tcg_target_reg_alloc_order[] = {
|
|||||||
TCG_REG_R13,
|
TCG_REG_R13,
|
||||||
TCG_REG_R14,
|
TCG_REG_R14,
|
||||||
TCG_REG_R15,
|
TCG_REG_R15,
|
||||||
|
TCG_REG_R1,
|
||||||
|
TCG_REG_R0,
|
||||||
};
|
};
|
||||||
|
|
||||||
#if MAX_OPC_PARAM_IARGS != 6
|
#if MAX_OPC_PARAM_IARGS != 6
|
||||||
|
Loading…
Reference in New Issue
Block a user