mirrors/qemu
0
0
Fork 0
mirror of https://github.com/qemu/qemu.git synced 2024-11-25 11:53:39 +08:00
Code Issues Packages Projects Releases Wiki Activity

target-tilegx: Implement v2mults instruction

Browse Source 
Signed-off-by: Chen Gang <gang.chen.5i5j@gmail.com>
Message-Id: <1443956491-26850-3-git-send-email-gang.chen.5i5j@gmail.com>
Signed-off-by: Richard Henderson <rth@twiddle.net>
This commit is contained in:
Chen Gang 2015-10-04 19:01:27 +08:00 committed by Richard Henderson
parent aaf893a6ad
commit a419e22d70
3 changed files with 20 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
target-tilegx/helper.h
View File

@ -16,6 +16,7 @@ DEF_HELPER_FLAGS_2(v2int_h, TCG_CALL_NO_RWG_SE, i64, i64, i64)
DEF_HELPER_FLAGS_2(v2int_l, TCG_CALL_NO_RWG_SE, i64, i64, i64)
DEF_HELPER_FLAGS_2(v1multu, TCG_CALL_NO_RWG_SE, i64, i64, i64)
DEF_HELPER_FLAGS_2(v2mults, TCG_CALL_NO_RWG_SE, i64, i64, i64)
DEF_HELPER_FLAGS_2(v1shl, TCG_CALL_NO_RWG_SE, i64, i64, i64)
DEF_HELPER_FLAGS_2(v1shru, TCG_CALL_NO_RWG_SE, i64, i64, i64)
DEF_HELPER_FLAGS_2(v1shrs, TCG_CALL_NO_RWG_SE, i64, i64, i64)

15
target-tilegx/simd_helper.c
View File

@ -41,6 +41,21 @@ uint64_t helper_v1multu(uint64_t a, uint64_t b)
return r;
}
uint64_t helper_v2mults(uint64_t a, uint64_t b)
{
uint64_t r = 0;
int i;
/* While the instruction talks about signed inputs, with a
truncated result the sign of the inputs doesn't matter. */
for (i = 0; i < 64; i += 16) {
unsigned ae = extract64(a, i, 16);
unsigned be = extract64(b, i, 16);
r = deposit64(r, i, 16, ae * be);
}
return r;
}
uint64_t helper_v1shl(uint64_t a, uint64_t b)
{
uint64_t m;

4
target-tilegx/translate.c
View File

@ -1355,7 +1355,11 @@ static TileExcp gen_rrr_opcode(DisasContext *dc, unsigned opext,
case OE_RRR(V2MNZ, 0, X1):
case OE_RRR(V2MULFSC, 0, X0):
case OE_RRR(V2MULS, 0, X0):
return TILEGX_EXCP_OPCODE_UNIMPLEMENTED;
case OE_RRR(V2MULTS, 0, X0):
gen_helper_v2mults(tdest, tsrca, tsrcb);
mnemonic = "v2mults";
break;
case OE_RRR(V2MZ, 0, X0):
case OE_RRR(V2MZ, 0, X1):
case OE_RRR(V2PACKH, 0, X0):