mirrors/qemu
0
0
Fork 0
mirror of https://github.com/qemu/qemu.git synced 2024-11-24 19:33:39 +08:00
Code Issues Packages Projects Releases Wiki Activity

target/loongarch: Add avail_IOCSR to check iocsr instructions

Browse Source 
Signed-off-by: Song Gao <gaosong@loongson.cn>
Reviewed-by: Richard Henderson <richard.henderson@linaro.org>
Message-ID: <20230822032724.1353391-16-gaosong@loongson.cn>
Message-Id: <20230822072219.35719-1-philmd@linaro.org>
This commit is contained in:
Song Gao 2023-08-22 09:22:19 +02:00
parent ebf288b410
commit a380c6f11f
No known key found for this signature in database
GPG Key ID: 40A2FFF239263EDF
2 changed files with 9 additions and 9 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

16
target/loongarch/insn_trans/trans_privileged.c.inc
View File

@ -312,14 +312,14 @@ static bool gen_iocsrwr(DisasContext *ctx, arg_rr *a,
return true;
}
TRANS(iocsrrd_b, ALL, gen_iocsrrd, gen_helper_iocsrrd_b)
TRANS(iocsrrd_h, ALL, gen_iocsrrd, gen_helper_iocsrrd_h)
TRANS(iocsrrd_w, ALL, gen_iocsrrd, gen_helper_iocsrrd_w)
TRANS(iocsrrd_d, ALL, gen_iocsrrd, gen_helper_iocsrrd_d)
TRANS(iocsrwr_b, ALL, gen_iocsrwr, gen_helper_iocsrwr_b)
TRANS(iocsrwr_h, ALL, gen_iocsrwr, gen_helper_iocsrwr_h)
TRANS(iocsrwr_w, ALL, gen_iocsrwr, gen_helper_iocsrwr_w)
TRANS(iocsrwr_d, ALL, gen_iocsrwr, gen_helper_iocsrwr_d)
TRANS(iocsrrd_b, IOCSR, gen_iocsrrd, gen_helper_iocsrrd_b)
TRANS(iocsrrd_h, IOCSR, gen_iocsrrd, gen_helper_iocsrrd_h)
TRANS(iocsrrd_w, IOCSR, gen_iocsrrd, gen_helper_iocsrrd_w)
TRANS(iocsrrd_d, IOCSR, gen_iocsrrd, gen_helper_iocsrrd_d)
TRANS(iocsrwr_b, IOCSR, gen_iocsrwr, gen_helper_iocsrwr_b)
TRANS(iocsrwr_h, IOCSR, gen_iocsrwr, gen_helper_iocsrwr_h)
TRANS(iocsrwr_w, IOCSR, gen_iocsrwr, gen_helper_iocsrwr_w)
TRANS(iocsrwr_d, IOCSR, gen_iocsrwr, gen_helper_iocsrwr_d)
static void check_mmu_idx(DisasContext *ctx)
{

2
target/loongarch/translate.h
View File

@ -23,7 +23,7 @@
#define avail_LSPW(C) (FIELD_EX32((C)->cpucfg2, CPUCFG2, LSPW))
#define avail_LAM(C) (FIELD_EX32((C)->cpucfg2, CPUCFG2, LAM))
#define avail_LSX(C) (FIELD_EX32((C)->cpucfg2, CPUCFG2, LSX))
#define avail_IOCSR(C) (FIELD_EX32((C)->cpucfg1, CPUCFG1, IOCSR))
/*
* If an operation is being performed on less than TARGET_LONG_BITS,