mirror of
https://github.com/qemu/qemu.git
synced 2024-11-25 03:43:37 +08:00
Fix opcode for sts.l fpul/cpscr, by Magnus Damm.
git-svn-id: svn://svn.savannah.nongnu.org/qemu/trunk@2729 c046a42c-6fe2-441c-8c8c-71466251a162
This commit is contained in:
parent
945446c653
commit
8bf5a80475
@ -1003,8 +1003,8 @@ void decode_opc(DisasContext * ctx)
|
||||
LDST(mach, 0x400a, 0x4006, lds, 0x000a, 0x4002, sts,)
|
||||
LDST(macl, 0x401a, 0x4016, lds, 0x001a, 0x4012, sts,)
|
||||
LDST(pr, 0x402a, 0x4026, lds, 0x002a, 0x4022, sts,)
|
||||
LDST(fpul, 0x405a, 0x4056, lds, 0x005a, 0x0052, sts,)
|
||||
LDST(fpscr, 0x406a, 0x4066, lds, 0x006a, 0x0062, sts, ctx->flags |=
|
||||
LDST(fpul, 0x405a, 0x4056, lds, 0x005a, 0x4052, sts,)
|
||||
LDST(fpscr, 0x406a, 0x4066, lds, 0x006a, 0x4062, sts, ctx->flags |=
|
||||
MODE_CHANGE;)
|
||||
case 0x00c3: /* movca.l R0,@Rm */
|
||||
gen_op_movl_rN_T0(REG(0));
|
||||
|
Loading…
Reference in New Issue
Block a user