mirrors/qemu
0
0
Fork 0
mirror of https://github.com/qemu/qemu.git synced 2024-12-29 07:03:40 +08:00
Code Issues Packages Projects Releases Wiki Activity

target/mips: Add bit definitions for DSP R3 ASE

Browse Source 
Add DSP R3 ASE related bit definition for insn_flags and hflags.

Reviewed-by: Aleksandar Markovic <amarkovic@wavecomp.com>
Signed-off-by: Stefan Markovic <smarkovic@wavecomp.com>
Signed-off-by: Aleksandar Markovic <amarkovic@wavecomp.com>
This commit is contained in:
Stefan Markovic 2018-10-16 12:17:44 +02:00 committed by Aleksandar Markovic
parent 45ebdd24c3
commit 6208f09441
2 changed files with 2 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
target/mips/cpu.h
View File

@ -795,6 +795,7 @@ struct CPUMIPSState {
/* MIPS DSP resources access. */ /* MIPS DSP resources access. */
#define MIPS_HFLAG_DSP 0x080000 /* Enable access to MIPS DSP resources. */ #define MIPS_HFLAG_DSP 0x080000 /* Enable access to MIPS DSP resources. */
#define MIPS_HFLAG_DSPR2 0x100000 /* Enable access to MIPS DSPR2 resources. */ #define MIPS_HFLAG_DSPR2 0x100000 /* Enable access to MIPS DSPR2 resources. */
#define MIPS_HFLAG_DSPR3 0x20000000 /* Enable access to MIPS DSPR3 resources.*/
/* Extra flag about HWREna register. */ /* Extra flag about HWREna register. */
#define MIPS_HFLAG_HWRENA_ULR 0x200000 /* ULR bit from HWREna is set. */ #define MIPS_HFLAG_HWRENA_ULR 0x200000 /* ULR bit from HWREna is set. */
#define MIPS_HFLAG_SBRI 0x400000 /* R6 SDBBP causes RI excpt. in user mode */ #define MIPS_HFLAG_SBRI 0x400000 /* R6 SDBBP causes RI excpt. in user mode */

1
target/mips/mips-defs.h
View File

@ -53,6 +53,7 @@
#define ASE_MDMX 0x0000000400000000ULL #define ASE_MDMX 0x0000000400000000ULL
#define ASE_DSP 0x0000000800000000ULL #define ASE_DSP 0x0000000800000000ULL
#define ASE_DSPR2 0x0000001000000000ULL #define ASE_DSPR2 0x0000001000000000ULL
#define ASE_DSPR3 0x0000002000000000ULL
#define ASE_MT 0x0000004000000000ULL #define ASE_MT 0x0000004000000000ULL
#define ASE_SMARTMIPS 0x0000008000000000ULL #define ASE_SMARTMIPS 0x0000008000000000ULL
#define ASE_MICROMIPS 0x0000010000000000ULL #define ASE_MICROMIPS 0x0000010000000000ULL