mirror of
https://github.com/qemu/qemu.git
synced 2024-11-24 19:33:39 +08:00
target-arm: fix unsigned 64 bit right shifts.
Fix range of shift amounts which always give 0 as result. Signed-off-by: Christophe Lyon <christophe.lyon@st.com> Reviewed-by: Peter Maydell <peter.maydell@linaro.org> Signed-off-by: Aurelien Jarno <aurelien@aurel32.net>
This commit is contained in:
parent
b6c63b9891
commit
51e3930fc7
@ -639,7 +639,7 @@ uint32_t HELPER(neon_rshl_u32)(uint32_t val, uint32_t shiftop)
|
||||
uint64_t HELPER(neon_rshl_u64)(uint64_t val, uint64_t shiftop)
|
||||
{
|
||||
int8_t shift = (uint8_t)shiftop;
|
||||
if (shift >= 64 || shift < 64) {
|
||||
if (shift >= 64 || shift < -64) {
|
||||
val = 0;
|
||||
} else if (shift == -64) {
|
||||
/* Rounding a 1-bit result just preserves that bit. */
|
||||
|
Loading…
Reference in New Issue
Block a user