mirrors/qemu
0
0
Fork 0
mirror of https://github.com/qemu/qemu.git synced 2024-11-29 06:43:37 +08:00
Code Issues Packages Projects Releases Wiki Activity

hw/riscv: Always build riscv_hart.c

Browse Source 
Every RISC-V machine needs riscv_hart hence there is no need to
have a dedicated Kconfig option for it. Drop the Kconfig option
and always build riscv_hart.c.

Signed-off-by: Bin Meng <bin.meng@windriver.com>
Reviewed-by: Alistair Francis <alistair.francis@wdc.com>
Message-Id: <1599129623-68957-11-git-send-email-bmeng.cn@gmail.com>
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
This commit is contained in:
Bin Meng 2020-09-03 18:40:21 +08:00 committed by Alistair Francis
parent a4b84608ba
commit 30a4af1664
2 changed files with 1 additions and 10 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

9
hw/riscv/Kconfig
View File

@ -1,6 +1,3 @@
config HART
bool
config IBEX
bool
@ -10,7 +7,6 @@ config SIFIVE
config SIFIVE_E
bool
select HART
select SIFIVE
select SIFIVE_CLINT
select SIFIVE_GPIO
@ -22,7 +18,6 @@ config SIFIVE_E
config SIFIVE_U
bool
select CADENCE
select HART
select SIFIVE
select SIFIVE_CLINT
select SIFIVE_GPIO
@ -35,7 +30,6 @@ config SIFIVE_U
config SPIKE
bool
select HART
select HTIF
select SIFIVE
select SIFIVE_CLINT
@ -44,7 +38,6 @@ config SPIKE
config OPENTITAN
bool
select IBEX
select HART
select UNIMP
config RISCV_VIRT
@ -52,7 +45,6 @@ config RISCV_VIRT
imply PCI_DEVICES
imply TEST_DEVICES
select PCI
select HART
select SERIAL
select GOLDFISH_RTC
select VIRTIO_MMIO
@ -65,7 +57,6 @@ config RISCV_VIRT
config MICROCHIP_PFSOC
bool
select HART
select SIFIVE
select SIFIVE_CLINT
select UNIMP

2
hw/riscv/meson.build
View File

@ -1,7 +1,7 @@
riscv_ss = ss.source_set()
riscv_ss.add(files('boot.c'), fdt)
riscv_ss.add(files('numa.c'))
riscv_ss.add(when: 'CONFIG_HART', if_true: files('riscv_hart.c'))
riscv_ss.add(files('riscv_hart.c'))
riscv_ss.add(when: 'CONFIG_OPENTITAN', if_true: files('opentitan.c'))
riscv_ss.add(when: 'CONFIG_RISCV_VIRT', if_true: files('virt.c'))
riscv_ss.add(when: 'CONFIG_SIFIVE_E', if_true: files('sifive_e.c'))