2004-03-14 20:20:30 +08:00
|
|
|
/*
|
2008-08-11 22:17:04 +08:00
|
|
|
* QEMU 16550A UART emulation
|
2007-09-17 05:08:06 +08:00
|
|
|
*
|
2004-03-14 20:20:30 +08:00
|
|
|
* Copyright (c) 2003-2004 Fabrice Bellard
|
2008-08-11 22:17:04 +08:00
|
|
|
* Copyright (c) 2008 Citrix Systems, Inc.
|
2007-09-17 05:08:06 +08:00
|
|
|
*
|
2004-03-14 20:20:30 +08:00
|
|
|
* Permission is hereby granted, free of charge, to any person obtaining a copy
|
|
|
|
* of this software and associated documentation files (the "Software"), to deal
|
|
|
|
* in the Software without restriction, including without limitation the rights
|
|
|
|
* to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
|
|
|
|
* copies of the Software, and to permit persons to whom the Software is
|
|
|
|
* furnished to do so, subject to the following conditions:
|
|
|
|
*
|
|
|
|
* The above copyright notice and this permission notice shall be included in
|
|
|
|
* all copies or substantial portions of the Software.
|
|
|
|
*
|
|
|
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
|
|
|
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
|
|
|
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
|
|
|
* THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
|
|
|
|
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
|
|
|
|
* OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
|
|
|
|
* THE SOFTWARE.
|
|
|
|
*/
|
2012-10-17 15:54:19 +08:00
|
|
|
|
2016-01-27 02:17:03 +08:00
|
|
|
#include "qemu/osdep.h"
|
2020-11-21 00:19:33 +08:00
|
|
|
#include "qemu/bitops.h"
|
2013-02-06 00:06:20 +08:00
|
|
|
#include "hw/char/serial.h"
|
2019-08-12 13:23:42 +08:00
|
|
|
#include "hw/irq.h"
|
2019-08-12 13:23:45 +08:00
|
|
|
#include "migration/vmstate.h"
|
2017-01-26 21:33:39 +08:00
|
|
|
#include "chardev/char-serial.h"
|
include/qemu/osdep.h: Don't include qapi/error.h
Commit 57cb38b included qapi/error.h into qemu/osdep.h to get the
Error typedef. Since then, we've moved to include qemu/osdep.h
everywhere. Its file comment explains: "To avoid getting into
possible circular include dependencies, this file should not include
any other QEMU headers, with the exceptions of config-host.h,
compiler.h, os-posix.h and os-win32.h, all of which are doing a
similar job to this file and are under similar constraints."
qapi/error.h doesn't do a similar job, and it doesn't adhere to
similar constraints: it includes qapi-types.h. That's in excess of
100KiB of crap most .c files don't actually need.
Add the typedef to qemu/typedefs.h, and include that instead of
qapi/error.h. Include qapi/error.h in .c files that need it and don't
get it now. Include qapi-types.h in qom/object.h for uint16List.
Update scripts/clean-includes accordingly. Update it further to match
reality: replace config.h by config-target.h, add sysemu/os-posix.h,
sysemu/os-win32.h. Update the list of includes in the qemu/osdep.h
comment quoted above similarly.
This reduces the number of objects depending on qapi/error.h from "all
of them" to less than a third. Unfortunately, the number depending on
qapi-types.h shrinks only a little. More work is needed for that one.
Signed-off-by: Markus Armbruster <armbru@redhat.com>
[Fix compilation without the spice devel packages. - Paolo]
Signed-off-by: Paolo Bonzini <pbonzini@redhat.com>
2016-03-14 16:01:28 +08:00
|
|
|
#include "qapi/error.h"
|
2012-12-18 01:20:00 +08:00
|
|
|
#include "qemu/timer.h"
|
2019-08-12 13:23:38 +08:00
|
|
|
#include "sysemu/reset.h"
|
2019-08-12 13:23:59 +08:00
|
|
|
#include "sysemu/runstate.h"
|
2013-08-06 03:40:44 +08:00
|
|
|
#include "qemu/error-report.h"
|
2018-06-22 01:12:49 +08:00
|
|
|
#include "trace.h"
|
2019-10-22 06:32:57 +08:00
|
|
|
#include "hw/qdev-properties.h"
|
2020-12-12 06:05:12 +08:00
|
|
|
#include "hw/qdev-properties-system.h"
|
2004-03-14 20:20:30 +08:00
|
|
|
|
|
|
|
#define UART_LCR_DLAB 0x80 /* Divisor latch access bit */
|
|
|
|
|
|
|
|
#define UART_IER_MSI 0x08 /* Enable Modem status interrupt */
|
|
|
|
#define UART_IER_RLSI 0x04 /* Enable receiver line status interrupt */
|
|
|
|
#define UART_IER_THRI 0x02 /* Enable Transmitter holding register int. */
|
|
|
|
#define UART_IER_RDI 0x01 /* Enable receiver data interrupt */
|
|
|
|
|
|
|
|
#define UART_IIR_NO_INT 0x01 /* No interrupts pending */
|
|
|
|
#define UART_IIR_ID 0x06 /* Mask for the interrupt ID */
|
|
|
|
|
|
|
|
#define UART_IIR_MSI 0x00 /* Modem status interrupt */
|
|
|
|
#define UART_IIR_THRI 0x02 /* Transmitter holding register empty */
|
|
|
|
#define UART_IIR_RDI 0x04 /* Receiver data interrupt */
|
|
|
|
#define UART_IIR_RLSI 0x06 /* Receiver line status interrupt */
|
2008-08-11 22:17:04 +08:00
|
|
|
#define UART_IIR_CTI 0x0C /* Character Timeout Indication */
|
|
|
|
|
|
|
|
#define UART_IIR_FENF 0x80 /* Fifo enabled, but not functionning */
|
|
|
|
#define UART_IIR_FE 0xC0 /* Fifo enabled */
|
2004-03-14 20:20:30 +08:00
|
|
|
|
|
|
|
/*
|
|
|
|
* These are the definitions for the Modem Control Register
|
|
|
|
*/
|
|
|
|
#define UART_MCR_LOOP 0x10 /* Enable loopback test mode */
|
|
|
|
#define UART_MCR_OUT2 0x08 /* Out2 complement */
|
|
|
|
#define UART_MCR_OUT1 0x04 /* Out1 complement */
|
|
|
|
#define UART_MCR_RTS 0x02 /* RTS complement */
|
|
|
|
#define UART_MCR_DTR 0x01 /* DTR complement */
|
|
|
|
|
|
|
|
/*
|
|
|
|
* These are the definitions for the Modem Status Register
|
|
|
|
*/
|
|
|
|
#define UART_MSR_DCD 0x80 /* Data Carrier Detect */
|
|
|
|
#define UART_MSR_RI 0x40 /* Ring Indicator */
|
|
|
|
#define UART_MSR_DSR 0x20 /* Data Set Ready */
|
|
|
|
#define UART_MSR_CTS 0x10 /* Clear to Send */
|
|
|
|
#define UART_MSR_DDCD 0x08 /* Delta DCD */
|
|
|
|
#define UART_MSR_TERI 0x04 /* Trailing edge ring indicator */
|
|
|
|
#define UART_MSR_DDSR 0x02 /* Delta DSR */
|
|
|
|
#define UART_MSR_DCTS 0x01 /* Delta CTS */
|
|
|
|
#define UART_MSR_ANY_DELTA 0x0F /* Any of the delta bits! */
|
|
|
|
|
|
|
|
#define UART_LSR_TEMT 0x40 /* Transmitter empty */
|
|
|
|
#define UART_LSR_THRE 0x20 /* Transmit-hold-register empty */
|
|
|
|
#define UART_LSR_BI 0x10 /* Break interrupt indicator */
|
|
|
|
#define UART_LSR_FE 0x08 /* Frame error indicator */
|
|
|
|
#define UART_LSR_PE 0x04 /* Parity error indicator */
|
|
|
|
#define UART_LSR_OE 0x02 /* Overrun error indicator */
|
|
|
|
#define UART_LSR_DR 0x01 /* Receiver data ready */
|
2008-08-11 22:17:04 +08:00
|
|
|
#define UART_LSR_INT_ANY 0x1E /* Any of the lsr-interrupt-triggering status bits */
|
2004-03-14 20:20:30 +08:00
|
|
|
|
2008-08-11 22:17:04 +08:00
|
|
|
/* Interrupt trigger levels. The byte-counts are for 16550A - in newer UARTs the byte-count for each ITL is higher. */
|
|
|
|
|
|
|
|
#define UART_FCR_ITL_1 0x00 /* 1 byte ITL */
|
|
|
|
#define UART_FCR_ITL_2 0x40 /* 4 bytes ITL */
|
|
|
|
#define UART_FCR_ITL_3 0x80 /* 8 bytes ITL */
|
|
|
|
#define UART_FCR_ITL_4 0xC0 /* 14 bytes ITL */
|
|
|
|
|
|
|
|
#define UART_FCR_DMS 0x08 /* DMA Mode Select */
|
|
|
|
#define UART_FCR_XFR 0x04 /* XMIT Fifo Reset */
|
|
|
|
#define UART_FCR_RFR 0x02 /* RCVR Fifo Reset */
|
|
|
|
#define UART_FCR_FE 0x01 /* FIFO Enable */
|
|
|
|
|
|
|
|
#define MAX_XMIT_RETRY 4
|
|
|
|
|
|
|
|
static void serial_receive1(void *opaque, const uint8_t *buf, int size);
|
2016-06-20 21:08:20 +08:00
|
|
|
static void serial_xmit(SerialState *s);
|
2008-02-10 21:40:52 +08:00
|
|
|
|
2013-06-03 13:13:27 +08:00
|
|
|
static inline void recv_fifo_put(SerialState *s, uint8_t chr)
|
2004-03-14 20:20:30 +08:00
|
|
|
{
|
2010-02-11 05:35:54 +08:00
|
|
|
/* Receive overruns do not overwrite FIFO contents. */
|
2013-06-03 13:13:27 +08:00
|
|
|
if (!fifo8_is_full(&s->recv_fifo)) {
|
|
|
|
fifo8_push(&s->recv_fifo, chr);
|
|
|
|
} else {
|
2010-02-11 05:35:54 +08:00
|
|
|
s->lsr |= UART_LSR_OE;
|
2013-06-03 13:13:27 +08:00
|
|
|
}
|
2008-08-11 22:17:04 +08:00
|
|
|
}
|
2008-05-05 05:42:00 +08:00
|
|
|
|
2008-08-11 22:17:04 +08:00
|
|
|
static void serial_update_irq(SerialState *s)
|
|
|
|
{
|
|
|
|
uint8_t tmp_iir = UART_IIR_NO_INT;
|
|
|
|
|
|
|
|
if ((s->ier & UART_IER_RLSI) && (s->lsr & UART_LSR_INT_ANY)) {
|
|
|
|
tmp_iir = UART_IIR_RLSI;
|
2008-09-17 08:21:05 +08:00
|
|
|
} else if ((s->ier & UART_IER_RDI) && s->timeout_ipending) {
|
2008-09-20 09:15:04 +08:00
|
|
|
/* Note that(s->ier & UART_IER_RDI) can mask this interrupt,
|
|
|
|
* this is not in the specification but is observed on existing
|
|
|
|
* hardware. */
|
2008-08-11 22:17:04 +08:00
|
|
|
tmp_iir = UART_IIR_CTI;
|
2009-09-13 00:52:22 +08:00
|
|
|
} else if ((s->ier & UART_IER_RDI) && (s->lsr & UART_LSR_DR) &&
|
|
|
|
(!(s->fcr & UART_FCR_FE) ||
|
2013-06-03 13:13:27 +08:00
|
|
|
s->recv_fifo.num >= s->recv_fifo_itl)) {
|
2009-09-13 00:52:22 +08:00
|
|
|
tmp_iir = UART_IIR_RDI;
|
2008-08-11 22:17:04 +08:00
|
|
|
} else if ((s->ier & UART_IER_THRI) && s->thr_ipending) {
|
|
|
|
tmp_iir = UART_IIR_THRI;
|
|
|
|
} else if ((s->ier & UART_IER_MSI) && (s->msr & UART_MSR_ANY_DELTA)) {
|
|
|
|
tmp_iir = UART_IIR_MSI;
|
|
|
|
}
|
|
|
|
|
|
|
|
s->iir = tmp_iir | (s->iir & 0xF0);
|
|
|
|
|
|
|
|
if (tmp_iir != UART_IIR_NO_INT) {
|
|
|
|
qemu_irq_raise(s->irq);
|
|
|
|
} else {
|
|
|
|
qemu_irq_lower(s->irq);
|
2008-05-05 05:42:00 +08:00
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2005-11-09 06:30:36 +08:00
|
|
|
static void serial_update_parameters(SerialState *s)
|
|
|
|
{
|
2018-05-12 08:05:44 +08:00
|
|
|
float speed;
|
|
|
|
int parity, data_bits, stop_bits, frame_size;
|
2005-11-11 07:58:33 +08:00
|
|
|
QEMUSerialSetParams ssp;
|
2005-11-09 06:30:36 +08:00
|
|
|
|
2009-10-27 04:51:41 +08:00
|
|
|
/* Start bit. */
|
2008-08-11 22:17:04 +08:00
|
|
|
frame_size = 1;
|
2005-11-09 06:30:36 +08:00
|
|
|
if (s->lcr & 0x08) {
|
2009-10-27 04:51:41 +08:00
|
|
|
/* Parity bit. */
|
|
|
|
frame_size++;
|
2005-11-09 06:30:36 +08:00
|
|
|
if (s->lcr & 0x10)
|
|
|
|
parity = 'E';
|
|
|
|
else
|
|
|
|
parity = 'O';
|
|
|
|
} else {
|
|
|
|
parity = 'N';
|
|
|
|
}
|
2018-05-12 08:05:44 +08:00
|
|
|
if (s->lcr & 0x04) {
|
2005-11-09 06:30:36 +08:00
|
|
|
stop_bits = 2;
|
2018-05-12 08:05:44 +08:00
|
|
|
} else {
|
2005-11-09 06:30:36 +08:00
|
|
|
stop_bits = 1;
|
2018-05-12 08:05:44 +08:00
|
|
|
}
|
2008-08-11 22:17:04 +08:00
|
|
|
|
2005-11-09 06:30:36 +08:00
|
|
|
data_bits = (s->lcr & 0x03) + 5;
|
2008-08-11 22:17:04 +08:00
|
|
|
frame_size += data_bits + stop_bits;
|
2018-05-12 08:05:44 +08:00
|
|
|
/* Zero divisor should give about 3500 baud */
|
|
|
|
speed = (s->divider == 0) ? 3500 : (float) s->baudbase / s->divider;
|
2005-11-11 07:58:33 +08:00
|
|
|
ssp.speed = speed;
|
|
|
|
ssp.parity = parity;
|
|
|
|
ssp.data_bits = data_bits;
|
|
|
|
ssp.stop_bits = stop_bits;
|
2016-03-22 00:02:30 +08:00
|
|
|
s->char_transmit_time = (NANOSECONDS_PER_SECOND / speed) * frame_size;
|
2016-10-22 17:52:55 +08:00
|
|
|
qemu_chr_fe_ioctl(&s->chr, CHR_IOCTL_SERIAL_SET_PARAMS, &ssp);
|
2020-09-07 09:55:30 +08:00
|
|
|
trace_serial_update_parameters(speed, parity, data_bits, stop_bits);
|
2005-11-09 06:30:36 +08:00
|
|
|
}
|
|
|
|
|
2008-08-11 22:17:04 +08:00
|
|
|
static void serial_update_msl(SerialState *s)
|
|
|
|
{
|
|
|
|
uint8_t omsr;
|
|
|
|
int flags;
|
|
|
|
|
2013-08-21 23:03:08 +08:00
|
|
|
timer_del(s->modem_status_poll);
|
2008-08-11 22:17:04 +08:00
|
|
|
|
2016-10-22 17:52:55 +08:00
|
|
|
if (qemu_chr_fe_ioctl(&s->chr, CHR_IOCTL_SERIAL_GET_TIOCM,
|
2016-10-22 17:52:51 +08:00
|
|
|
&flags) == -ENOTSUP) {
|
2008-08-11 22:17:04 +08:00
|
|
|
s->poll_msl = -1;
|
|
|
|
return;
|
|
|
|
}
|
|
|
|
|
|
|
|
omsr = s->msr;
|
|
|
|
|
|
|
|
s->msr = (flags & CHR_TIOCM_CTS) ? s->msr | UART_MSR_CTS : s->msr & ~UART_MSR_CTS;
|
|
|
|
s->msr = (flags & CHR_TIOCM_DSR) ? s->msr | UART_MSR_DSR : s->msr & ~UART_MSR_DSR;
|
|
|
|
s->msr = (flags & CHR_TIOCM_CAR) ? s->msr | UART_MSR_DCD : s->msr & ~UART_MSR_DCD;
|
|
|
|
s->msr = (flags & CHR_TIOCM_RI) ? s->msr | UART_MSR_RI : s->msr & ~UART_MSR_RI;
|
|
|
|
|
|
|
|
if (s->msr != omsr) {
|
|
|
|
/* Set delta bits */
|
|
|
|
s->msr = s->msr | ((s->msr >> 4) ^ (omsr >> 4));
|
|
|
|
/* UART_MSR_TERI only if change was from 1 -> 0 */
|
|
|
|
if ((s->msr & UART_MSR_TERI) && !(omsr & UART_MSR_RI))
|
|
|
|
s->msr &= ~UART_MSR_TERI;
|
|
|
|
serial_update_irq(s);
|
|
|
|
}
|
|
|
|
|
|
|
|
/* The real 16550A apparently has a 250ns response latency to line status changes.
|
|
|
|
We'll be lazy and poll only every 10ms, and only poll it at all if MSI interrupts are turned on */
|
|
|
|
|
2016-03-22 00:02:30 +08:00
|
|
|
if (s->poll_msl) {
|
|
|
|
timer_mod(s->modem_status_poll, qemu_clock_get_ns(QEMU_CLOCK_VIRTUAL) +
|
|
|
|
NANOSECONDS_PER_SECOND / 100);
|
|
|
|
}
|
2008-08-11 22:17:04 +08:00
|
|
|
}
|
|
|
|
|
2016-06-20 21:08:20 +08:00
|
|
|
static gboolean serial_watch_cb(GIOChannel *chan, GIOCondition cond,
|
|
|
|
void *opaque)
|
2008-08-11 22:17:04 +08:00
|
|
|
{
|
|
|
|
SerialState *s = opaque;
|
2016-06-14 20:35:20 +08:00
|
|
|
s->watch_tag = 0;
|
2016-06-20 21:08:20 +08:00
|
|
|
serial_xmit(s);
|
|
|
|
return FALSE;
|
|
|
|
}
|
2008-08-11 22:17:04 +08:00
|
|
|
|
2016-06-20 21:08:20 +08:00
|
|
|
static void serial_xmit(SerialState *s)
|
|
|
|
{
|
2014-07-11 17:41:08 +08:00
|
|
|
do {
|
2014-12-12 00:01:39 +08:00
|
|
|
assert(!(s->lsr & UART_LSR_TEMT));
|
2016-06-14 20:17:16 +08:00
|
|
|
if (s->tsr_retry == 0) {
|
2014-12-12 00:01:39 +08:00
|
|
|
assert(!(s->lsr & UART_LSR_THRE));
|
|
|
|
|
2014-07-11 17:41:08 +08:00
|
|
|
if (s->fcr & UART_FCR_FE) {
|
2014-12-12 00:01:39 +08:00
|
|
|
assert(!fifo8_is_empty(&s->xmit_fifo));
|
2014-07-11 17:41:08 +08:00
|
|
|
s->tsr = fifo8_pop(&s->xmit_fifo);
|
|
|
|
if (!s->xmit_fifo.num) {
|
|
|
|
s->lsr |= UART_LSR_THRE;
|
|
|
|
}
|
|
|
|
} else {
|
|
|
|
s->tsr = s->thr;
|
2008-08-11 22:17:04 +08:00
|
|
|
s->lsr |= UART_LSR_THRE;
|
2014-12-12 00:01:39 +08:00
|
|
|
}
|
|
|
|
if ((s->lsr & UART_LSR_THRE) && !s->thr_ipending) {
|
|
|
|
s->thr_ipending = 1;
|
|
|
|
serial_update_irq(s);
|
2013-06-03 13:12:09 +08:00
|
|
|
}
|
2008-08-11 22:17:04 +08:00
|
|
|
}
|
|
|
|
|
2014-07-11 17:41:08 +08:00
|
|
|
if (s->mcr & UART_MCR_LOOP) {
|
|
|
|
/* in loopback mode, say that we just received a char */
|
|
|
|
serial_receive1(s, &s->tsr, 1);
|
2018-07-16 19:07:55 +08:00
|
|
|
} else {
|
|
|
|
int rc = qemu_chr_fe_write(&s->chr, &s->tsr, 1);
|
|
|
|
|
|
|
|
if ((rc == 0 ||
|
|
|
|
(rc == -1 && errno == EAGAIN)) &&
|
|
|
|
s->tsr_retry < MAX_XMIT_RETRY) {
|
|
|
|
assert(s->watch_tag == 0);
|
|
|
|
s->watch_tag =
|
|
|
|
qemu_chr_fe_add_watch(&s->chr, G_IO_OUT | G_IO_HUP,
|
|
|
|
serial_watch_cb, s);
|
|
|
|
if (s->watch_tag > 0) {
|
|
|
|
s->tsr_retry++;
|
|
|
|
return;
|
|
|
|
}
|
2014-07-11 17:41:08 +08:00
|
|
|
}
|
2008-08-11 22:17:04 +08:00
|
|
|
}
|
2016-06-14 20:20:50 +08:00
|
|
|
s->tsr_retry = 0;
|
2014-12-12 00:01:39 +08:00
|
|
|
|
2014-07-11 17:41:08 +08:00
|
|
|
/* Transmit another byte if it is already available. It is only
|
|
|
|
possible when FIFO is enabled and not empty. */
|
2014-12-12 00:01:39 +08:00
|
|
|
} while (!(s->lsr & UART_LSR_THRE));
|
2008-08-11 22:17:04 +08:00
|
|
|
|
2013-08-21 23:03:08 +08:00
|
|
|
s->last_xmit_ts = qemu_clock_get_ns(QEMU_CLOCK_VIRTUAL);
|
2014-12-12 00:01:39 +08:00
|
|
|
s->lsr |= UART_LSR_TEMT;
|
2008-08-11 22:17:04 +08:00
|
|
|
}
|
|
|
|
|
2014-08-28 19:18:52 +08:00
|
|
|
/* Setter for FCR.
|
|
|
|
is_load flag means, that value is set while loading VM state
|
|
|
|
and interrupt should not be invoked */
|
|
|
|
static void serial_write_fcr(SerialState *s, uint8_t val)
|
|
|
|
{
|
|
|
|
/* Set fcr - val only has the bits that are supposed to "stick" */
|
|
|
|
s->fcr = val;
|
|
|
|
|
|
|
|
if (val & UART_FCR_FE) {
|
|
|
|
s->iir |= UART_IIR_FE;
|
|
|
|
/* Set recv_fifo trigger Level */
|
|
|
|
switch (val & 0xC0) {
|
|
|
|
case UART_FCR_ITL_1:
|
|
|
|
s->recv_fifo_itl = 1;
|
|
|
|
break;
|
|
|
|
case UART_FCR_ITL_2:
|
|
|
|
s->recv_fifo_itl = 4;
|
|
|
|
break;
|
|
|
|
case UART_FCR_ITL_3:
|
|
|
|
s->recv_fifo_itl = 8;
|
|
|
|
break;
|
|
|
|
case UART_FCR_ITL_4:
|
|
|
|
s->recv_fifo_itl = 14;
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
} else {
|
|
|
|
s->iir &= ~UART_IIR_FE;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2017-07-06 20:08:59 +08:00
|
|
|
static void serial_update_tiocm(SerialState *s)
|
|
|
|
{
|
|
|
|
int flags;
|
|
|
|
|
|
|
|
qemu_chr_fe_ioctl(&s->chr, CHR_IOCTL_SERIAL_GET_TIOCM, &flags);
|
|
|
|
|
|
|
|
flags &= ~(CHR_TIOCM_RTS | CHR_TIOCM_DTR);
|
|
|
|
|
|
|
|
if (s->mcr & UART_MCR_RTS) {
|
|
|
|
flags |= CHR_TIOCM_RTS;
|
|
|
|
}
|
|
|
|
if (s->mcr & UART_MCR_DTR) {
|
|
|
|
flags |= CHR_TIOCM_DTR;
|
|
|
|
}
|
|
|
|
|
|
|
|
qemu_chr_fe_ioctl(&s->chr, CHR_IOCTL_SERIAL_SET_TIOCM, &flags);
|
|
|
|
}
|
|
|
|
|
2012-10-08 19:40:29 +08:00
|
|
|
static void serial_ioport_write(void *opaque, hwaddr addr, uint64_t val,
|
|
|
|
unsigned size)
|
2004-03-14 20:20:30 +08:00
|
|
|
{
|
2004-03-15 05:46:48 +08:00
|
|
|
SerialState *s = opaque;
|
2007-09-17 16:09:54 +08:00
|
|
|
|
2020-09-07 09:55:29 +08:00
|
|
|
assert(size == 1 && addr < 8);
|
2020-09-07 09:55:32 +08:00
|
|
|
trace_serial_write(addr, val);
|
2004-03-14 20:20:30 +08:00
|
|
|
switch(addr) {
|
|
|
|
default:
|
|
|
|
case 0:
|
|
|
|
if (s->lcr & UART_LCR_DLAB) {
|
2020-11-21 00:19:33 +08:00
|
|
|
s->divider = deposit32(s->divider, 8 * addr, 8, val);
|
2005-11-09 06:30:36 +08:00
|
|
|
serial_update_parameters(s);
|
2004-03-14 20:20:30 +08:00
|
|
|
} else {
|
2008-08-11 22:17:04 +08:00
|
|
|
s->thr = (uint8_t) val;
|
|
|
|
if(s->fcr & UART_FCR_FE) {
|
2013-06-03 13:13:27 +08:00
|
|
|
/* xmit overruns overwrite data, so make space if needed */
|
|
|
|
if (fifo8_is_full(&s->xmit_fifo)) {
|
|
|
|
fifo8_pop(&s->xmit_fifo);
|
|
|
|
}
|
|
|
|
fifo8_push(&s->xmit_fifo, s->thr);
|
2008-05-05 05:42:00 +08:00
|
|
|
}
|
2013-06-03 13:14:48 +08:00
|
|
|
s->thr_ipending = 0;
|
|
|
|
s->lsr &= ~UART_LSR_THRE;
|
2014-12-12 00:01:39 +08:00
|
|
|
s->lsr &= ~UART_LSR_TEMT;
|
2013-06-03 13:14:48 +08:00
|
|
|
serial_update_irq(s);
|
2016-06-14 20:17:16 +08:00
|
|
|
if (s->tsr_retry == 0) {
|
2016-06-20 21:08:20 +08:00
|
|
|
serial_xmit(s);
|
2014-07-11 17:41:08 +08:00
|
|
|
}
|
2004-03-14 20:20:30 +08:00
|
|
|
}
|
|
|
|
break;
|
|
|
|
case 1:
|
|
|
|
if (s->lcr & UART_LCR_DLAB) {
|
2020-11-21 00:19:33 +08:00
|
|
|
s->divider = deposit32(s->divider, 8 * addr, 8, val);
|
2005-11-09 06:30:36 +08:00
|
|
|
serial_update_parameters(s);
|
2004-03-14 20:20:30 +08:00
|
|
|
} else {
|
2014-12-12 18:54:42 +08:00
|
|
|
uint8_t changed = (s->ier ^ val) & 0x0f;
|
2004-08-25 05:55:28 +08:00
|
|
|
s->ier = val & 0x0f;
|
2008-08-11 22:17:04 +08:00
|
|
|
/* If the backend device is a real serial port, turn polling of the modem
|
2014-12-12 18:54:42 +08:00
|
|
|
* status lines on physical port on or off depending on UART_IER_MSI state.
|
|
|
|
*/
|
|
|
|
if ((changed & UART_IER_MSI) && s->poll_msl >= 0) {
|
2008-08-11 22:17:04 +08:00
|
|
|
if (s->ier & UART_IER_MSI) {
|
|
|
|
s->poll_msl = 1;
|
|
|
|
serial_update_msl(s);
|
|
|
|
} else {
|
2013-08-21 23:03:08 +08:00
|
|
|
timer_del(s->modem_status_poll);
|
2008-08-11 22:17:04 +08:00
|
|
|
s->poll_msl = 0;
|
|
|
|
}
|
|
|
|
}
|
serial: reset thri_pending on IER writes with THRI=0
This is responsible for failure of migration from 2.2 to 2.1, because
thr_ipending is always one in practice.
serial.c is setting thr_ipending unconditionally. However, thr_ipending
is not used at all if THRI=0, and it will be overwritten again the next
time THRE or THRI changes. For that reason, we can set thr_ipending to
zero every time THRI is reset.
There is disagreement on whether LSR.THRE should be resampled when IER.THRI
goes from 1 to 1. This patch does not touch the code, leaving that for
QEMU 2.3+.
This has no semantic change and is enough to fix migration in the common
case where the interrupt is not pending or is reported in IIR. It does not
change the migration format, so 2.2.0 -> 2.1 will remain broken but we
can fix 2.2.1 -> 2.1 without breaking 2.2.1 <-> 2.2.0.
The case that remains broken (the one in which the subsection is strictly
necessary) is when THRE=1, the THRI interrupt has *not* been acknowledged
yet, and a higher-priority interrupt comes. In this case, you need the
subsection to tell the source that the lower-priority THRI interrupt is
pending. The subsection's breakage of migration, in this case, prevents
continuing the VM on the destination with an invalid state.
Cc: qemu-stable@nongnu.org
Reported-by: Igor Mammedov <imammedo@redhat.com>
Reviewed-by: Dr. David Alan Gilbert <dgilbert@redhat.com>
Signed-off-by: Paolo Bonzini <pbonzini@redhat.com>
2014-12-12 17:17:08 +08:00
|
|
|
|
|
|
|
/* Turning on the THRE interrupt on IER can trigger the interrupt
|
|
|
|
* if LSR.THRE=1, even if it had been masked before by reading IIR.
|
|
|
|
* This is not in the datasheet, but Windows relies on it. It is
|
|
|
|
* unclear if THRE has to be resampled every time THRI becomes
|
|
|
|
* 1, or only on the rising edge. Bochs does the latter, and Windows
|
2014-12-12 18:54:42 +08:00
|
|
|
* always toggles IER to all zeroes and back to all ones, so do the
|
|
|
|
* same.
|
serial: reset thri_pending on IER writes with THRI=0
This is responsible for failure of migration from 2.2 to 2.1, because
thr_ipending is always one in practice.
serial.c is setting thr_ipending unconditionally. However, thr_ipending
is not used at all if THRI=0, and it will be overwritten again the next
time THRE or THRI changes. For that reason, we can set thr_ipending to
zero every time THRI is reset.
There is disagreement on whether LSR.THRE should be resampled when IER.THRI
goes from 1 to 1. This patch does not touch the code, leaving that for
QEMU 2.3+.
This has no semantic change and is enough to fix migration in the common
case where the interrupt is not pending or is reported in IIR. It does not
change the migration format, so 2.2.0 -> 2.1 will remain broken but we
can fix 2.2.1 -> 2.1 without breaking 2.2.1 <-> 2.2.0.
The case that remains broken (the one in which the subsection is strictly
necessary) is when THRE=1, the THRI interrupt has *not* been acknowledged
yet, and a higher-priority interrupt comes. In this case, you need the
subsection to tell the source that the lower-priority THRI interrupt is
pending. The subsection's breakage of migration, in this case, prevents
continuing the VM on the destination with an invalid state.
Cc: qemu-stable@nongnu.org
Reported-by: Igor Mammedov <imammedo@redhat.com>
Reviewed-by: Dr. David Alan Gilbert <dgilbert@redhat.com>
Signed-off-by: Paolo Bonzini <pbonzini@redhat.com>
2014-12-12 17:17:08 +08:00
|
|
|
*
|
|
|
|
* If IER.THRI is zero, thr_ipending is not used. Set it to zero
|
|
|
|
* so that the thr_ipending subsection is not migrated.
|
|
|
|
*/
|
2014-12-12 18:54:42 +08:00
|
|
|
if (changed & UART_IER_THRI) {
|
|
|
|
if ((s->ier & UART_IER_THRI) && (s->lsr & UART_LSR_THRE)) {
|
|
|
|
s->thr_ipending = 1;
|
|
|
|
} else {
|
|
|
|
s->thr_ipending = 0;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
if (changed) {
|
|
|
|
serial_update_irq(s);
|
2004-08-25 05:55:28 +08:00
|
|
|
}
|
2004-03-14 20:20:30 +08:00
|
|
|
}
|
|
|
|
break;
|
|
|
|
case 2:
|
2008-08-11 22:17:04 +08:00
|
|
|
/* Did the enable/disable flag change? If so, make sure FIFOs get flushed */
|
2014-08-28 19:18:52 +08:00
|
|
|
if ((val ^ s->fcr) & UART_FCR_FE) {
|
2008-08-11 22:17:04 +08:00
|
|
|
val |= UART_FCR_XFR | UART_FCR_RFR;
|
2014-08-28 19:18:52 +08:00
|
|
|
}
|
2008-08-11 22:17:04 +08:00
|
|
|
|
|
|
|
/* FIFO clear */
|
|
|
|
|
|
|
|
if (val & UART_FCR_RFR) {
|
2014-12-12 02:08:14 +08:00
|
|
|
s->lsr &= ~(UART_LSR_DR | UART_LSR_BI);
|
2013-08-21 23:03:08 +08:00
|
|
|
timer_del(s->fifo_timeout_timer);
|
2014-08-28 19:18:52 +08:00
|
|
|
s->timeout_ipending = 0;
|
2013-06-03 13:13:27 +08:00
|
|
|
fifo8_reset(&s->recv_fifo);
|
2008-08-11 22:17:04 +08:00
|
|
|
}
|
|
|
|
|
|
|
|
if (val & UART_FCR_XFR) {
|
2014-12-12 02:08:14 +08:00
|
|
|
s->lsr |= UART_LSR_THRE;
|
|
|
|
s->thr_ipending = 1;
|
2013-06-03 13:13:27 +08:00
|
|
|
fifo8_reset(&s->xmit_fifo);
|
2008-08-11 22:17:04 +08:00
|
|
|
}
|
|
|
|
|
2014-08-28 19:18:52 +08:00
|
|
|
serial_write_fcr(s, val & 0xC9);
|
2008-08-11 22:17:04 +08:00
|
|
|
serial_update_irq(s);
|
2004-03-14 20:20:30 +08:00
|
|
|
break;
|
|
|
|
case 3:
|
2005-11-09 06:30:36 +08:00
|
|
|
{
|
|
|
|
int break_enable;
|
|
|
|
s->lcr = val;
|
|
|
|
serial_update_parameters(s);
|
|
|
|
break_enable = (val >> 6) & 1;
|
|
|
|
if (break_enable != s->last_break_enable) {
|
|
|
|
s->last_break_enable = break_enable;
|
2016-10-22 17:52:55 +08:00
|
|
|
qemu_chr_fe_ioctl(&s->chr, CHR_IOCTL_SERIAL_SET_BREAK,
|
|
|
|
&break_enable);
|
2005-11-09 06:30:36 +08:00
|
|
|
}
|
|
|
|
}
|
2004-03-14 20:20:30 +08:00
|
|
|
break;
|
|
|
|
case 4:
|
2008-08-11 22:17:04 +08:00
|
|
|
{
|
|
|
|
int old_mcr = s->mcr;
|
|
|
|
s->mcr = val & 0x1f;
|
|
|
|
if (val & UART_MCR_LOOP)
|
|
|
|
break;
|
|
|
|
|
|
|
|
if (s->poll_msl >= 0 && old_mcr != s->mcr) {
|
2017-07-06 20:08:59 +08:00
|
|
|
serial_update_tiocm(s);
|
2008-08-11 22:17:04 +08:00
|
|
|
/* Update the modem status after a one-character-send wait-time, since there may be a response
|
|
|
|
from the device/computer at the other end of the serial line */
|
2013-08-21 23:03:08 +08:00
|
|
|
timer_mod(s->modem_status_poll, qemu_clock_get_ns(QEMU_CLOCK_VIRTUAL) + s->char_transmit_time);
|
2008-08-11 22:17:04 +08:00
|
|
|
}
|
|
|
|
}
|
2004-03-14 20:20:30 +08:00
|
|
|
break;
|
|
|
|
case 5:
|
|
|
|
break;
|
|
|
|
case 6:
|
|
|
|
break;
|
|
|
|
case 7:
|
|
|
|
s->scr = val;
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2012-10-08 19:40:29 +08:00
|
|
|
static uint64_t serial_ioport_read(void *opaque, hwaddr addr, unsigned size)
|
2004-03-14 20:20:30 +08:00
|
|
|
{
|
2004-03-15 05:46:48 +08:00
|
|
|
SerialState *s = opaque;
|
2004-03-14 20:20:30 +08:00
|
|
|
uint32_t ret;
|
|
|
|
|
2020-09-07 09:55:29 +08:00
|
|
|
assert(size == 1 && addr < 8);
|
2004-03-14 20:20:30 +08:00
|
|
|
switch(addr) {
|
|
|
|
default:
|
|
|
|
case 0:
|
|
|
|
if (s->lcr & UART_LCR_DLAB) {
|
2020-11-21 00:19:33 +08:00
|
|
|
ret = extract16(s->divider, 8 * addr, 8);
|
2004-03-14 20:20:30 +08:00
|
|
|
} else {
|
2008-08-11 22:17:04 +08:00
|
|
|
if(s->fcr & UART_FCR_FE) {
|
2013-06-17 08:30:52 +08:00
|
|
|
ret = fifo8_is_empty(&s->recv_fifo) ?
|
2013-06-03 13:13:27 +08:00
|
|
|
0 : fifo8_pop(&s->recv_fifo);
|
|
|
|
if (s->recv_fifo.num == 0) {
|
2008-08-11 22:17:04 +08:00
|
|
|
s->lsr &= ~(UART_LSR_DR | UART_LSR_BI);
|
2013-06-03 13:12:09 +08:00
|
|
|
} else {
|
2013-08-21 23:03:08 +08:00
|
|
|
timer_mod(s->fifo_timeout_timer, qemu_clock_get_ns(QEMU_CLOCK_VIRTUAL) + s->char_transmit_time * 4);
|
2013-06-03 13:12:09 +08:00
|
|
|
}
|
2008-08-11 22:17:04 +08:00
|
|
|
s->timeout_ipending = 0;
|
|
|
|
} else {
|
|
|
|
ret = s->rbr;
|
|
|
|
s->lsr &= ~(UART_LSR_DR | UART_LSR_BI);
|
|
|
|
}
|
2004-03-15 05:46:48 +08:00
|
|
|
serial_update_irq(s);
|
2008-02-10 21:40:52 +08:00
|
|
|
if (!(s->mcr & UART_MCR_LOOP)) {
|
|
|
|
/* in loopback mode, don't receive any data */
|
2016-10-22 17:52:55 +08:00
|
|
|
qemu_chr_fe_accept_input(&s->chr);
|
2008-02-10 21:40:52 +08:00
|
|
|
}
|
2004-03-14 20:20:30 +08:00
|
|
|
}
|
|
|
|
break;
|
|
|
|
case 1:
|
|
|
|
if (s->lcr & UART_LCR_DLAB) {
|
2020-11-21 00:19:33 +08:00
|
|
|
ret = extract16(s->divider, 8 * addr, 8);
|
2004-03-14 20:20:30 +08:00
|
|
|
} else {
|
|
|
|
ret = s->ier;
|
|
|
|
}
|
|
|
|
break;
|
|
|
|
case 2:
|
|
|
|
ret = s->iir;
|
2010-03-07 05:19:53 +08:00
|
|
|
if ((ret & UART_IIR_ID) == UART_IIR_THRI) {
|
2004-03-14 20:20:30 +08:00
|
|
|
s->thr_ipending = 0;
|
2010-02-11 05:35:54 +08:00
|
|
|
serial_update_irq(s);
|
|
|
|
}
|
2004-03-14 20:20:30 +08:00
|
|
|
break;
|
|
|
|
case 3:
|
|
|
|
ret = s->lcr;
|
|
|
|
break;
|
|
|
|
case 4:
|
|
|
|
ret = s->mcr;
|
|
|
|
break;
|
|
|
|
case 5:
|
|
|
|
ret = s->lsr;
|
2010-02-11 05:35:54 +08:00
|
|
|
/* Clear break and overrun interrupts */
|
|
|
|
if (s->lsr & (UART_LSR_BI|UART_LSR_OE)) {
|
|
|
|
s->lsr &= ~(UART_LSR_BI|UART_LSR_OE);
|
2008-08-11 22:17:04 +08:00
|
|
|
serial_update_irq(s);
|
|
|
|
}
|
2004-03-14 20:20:30 +08:00
|
|
|
break;
|
|
|
|
case 6:
|
|
|
|
if (s->mcr & UART_MCR_LOOP) {
|
|
|
|
/* in loopback, the modem output pins are connected to the
|
|
|
|
inputs */
|
|
|
|
ret = (s->mcr & 0x0c) << 4;
|
|
|
|
ret |= (s->mcr & 0x02) << 3;
|
|
|
|
ret |= (s->mcr & 0x01) << 5;
|
|
|
|
} else {
|
2008-08-11 22:17:04 +08:00
|
|
|
if (s->poll_msl >= 0)
|
|
|
|
serial_update_msl(s);
|
2004-03-14 20:20:30 +08:00
|
|
|
ret = s->msr;
|
2008-08-11 22:17:04 +08:00
|
|
|
/* Clear delta bits & msr int after read, if they were set */
|
|
|
|
if (s->msr & UART_MSR_ANY_DELTA) {
|
|
|
|
s->msr &= 0xF0;
|
|
|
|
serial_update_irq(s);
|
|
|
|
}
|
2004-03-14 20:20:30 +08:00
|
|
|
}
|
|
|
|
break;
|
|
|
|
case 7:
|
|
|
|
ret = s->scr;
|
|
|
|
break;
|
|
|
|
}
|
2020-09-07 09:55:32 +08:00
|
|
|
trace_serial_read(addr, ret);
|
2004-03-14 20:20:30 +08:00
|
|
|
return ret;
|
|
|
|
}
|
|
|
|
|
2004-07-15 01:28:13 +08:00
|
|
|
static int serial_can_receive(SerialState *s)
|
2004-03-14 20:20:30 +08:00
|
|
|
{
|
2008-08-11 22:17:04 +08:00
|
|
|
if(s->fcr & UART_FCR_FE) {
|
2013-06-03 13:13:27 +08:00
|
|
|
if (s->recv_fifo.num < UART_FIFO_LENGTH) {
|
2013-06-03 13:12:09 +08:00
|
|
|
/*
|
|
|
|
* Advertise (fifo.itl - fifo.count) bytes when count < ITL, and 1
|
|
|
|
* if above. If UART_FIFO_LENGTH - fifo.count is advertised the
|
|
|
|
* effect will be to almost always fill the fifo completely before
|
|
|
|
* the guest has a chance to respond, effectively overriding the ITL
|
|
|
|
* that the guest has set.
|
|
|
|
*/
|
2013-06-03 13:13:27 +08:00
|
|
|
return (s->recv_fifo.num <= s->recv_fifo_itl) ?
|
|
|
|
s->recv_fifo_itl - s->recv_fifo.num : 1;
|
2013-06-03 13:12:09 +08:00
|
|
|
} else {
|
|
|
|
return 0;
|
|
|
|
}
|
2008-08-11 22:17:04 +08:00
|
|
|
} else {
|
2013-06-03 13:12:09 +08:00
|
|
|
return !(s->lsr & UART_LSR_DR);
|
2008-08-11 22:17:04 +08:00
|
|
|
}
|
2004-03-14 20:20:30 +08:00
|
|
|
}
|
|
|
|
|
2004-07-15 01:28:13 +08:00
|
|
|
static void serial_receive_break(SerialState *s)
|
2004-03-14 20:20:30 +08:00
|
|
|
{
|
|
|
|
s->rbr = 0;
|
2009-05-18 23:00:27 +08:00
|
|
|
/* When the LSR_DR is set a null byte is pushed into the fifo */
|
2013-06-03 13:13:27 +08:00
|
|
|
recv_fifo_put(s, '\0');
|
2004-03-14 20:20:30 +08:00
|
|
|
s->lsr |= UART_LSR_BI | UART_LSR_DR;
|
2004-03-15 05:46:48 +08:00
|
|
|
serial_update_irq(s);
|
2004-03-14 20:20:30 +08:00
|
|
|
}
|
|
|
|
|
2008-08-11 22:17:04 +08:00
|
|
|
/* There's data in recv_fifo and s->rbr has not been read for 4 char transmit times */
|
|
|
|
static void fifo_timeout_int (void *opaque) {
|
|
|
|
SerialState *s = opaque;
|
2013-06-03 13:13:27 +08:00
|
|
|
if (s->recv_fifo.num) {
|
2008-08-11 22:17:04 +08:00
|
|
|
s->timeout_ipending = 1;
|
|
|
|
serial_update_irq(s);
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2004-03-15 05:46:48 +08:00
|
|
|
static int serial_can_receive1(void *opaque)
|
2004-03-14 20:20:30 +08:00
|
|
|
{
|
2004-03-15 05:46:48 +08:00
|
|
|
SerialState *s = opaque;
|
|
|
|
return serial_can_receive(s);
|
|
|
|
}
|
|
|
|
|
|
|
|
static void serial_receive1(void *opaque, const uint8_t *buf, int size)
|
|
|
|
{
|
|
|
|
SerialState *s = opaque;
|
2012-02-23 20:45:23 +08:00
|
|
|
|
|
|
|
if (s->wakeup) {
|
qmp hmp: Make system_wakeup check wake-up support and run state
The qmp/hmp command 'system_wakeup' is simply a direct call to
'qemu_system_wakeup_request' from vl.c. This function verifies if
runstate is SUSPENDED and if the wake up reason is valid before
proceeding. However, no error or warning is thrown if any of those
pre-requirements isn't met. There is no way for the caller to
differentiate between a successful wakeup or an error state caused
when trying to wake up a guest that wasn't suspended.
This means that system_wakeup is silently failing, which can be
considered a bug. Adding error handling isn't an API break in this
case - applications that didn't check the result will remain broken,
the ones that check it will have a chance to deal with it.
Adding to that, the commit before previous created a new QMP API called
query-current-machine, with a new flag called wakeup-suspend-support,
that indicates if the guest has the capability of waking up from suspended
state. Although such guest will never reach SUSPENDED state and erroring
it out in this scenario would suffice, it is more informative for the user
to differentiate between a failure because the guest isn't suspended versus
a failure because the guest does not have support for wake up at all.
All this considered, this patch changes qmp_system_wakeup to check if
the guest is capable of waking up from suspend, and if it is suspended.
After this patch, this is the output of system_wakeup in a guest that
does not have wake-up from suspend support (ppc64):
(qemu) system_wakeup
wake-up from suspend is not supported by this guest
(qemu)
And this is the output of system_wakeup in a x86 guest that has the
support but isn't suspended:
(qemu) system_wakeup
Unable to wake up: guest is not in suspended state
(qemu)
Reported-by: Balamuruhan S <bala24@linux.vnet.ibm.com>
Signed-off-by: Daniel Henrique Barboza <danielhb413@gmail.com>
Message-Id: <20181205194701.17836-4-danielhb413@gmail.com>
Reviewed-by: Markus Armbruster <armbru@redhat.com>
Acked-by: Eduardo Habkost <ehabkost@redhat.com>
Reviewed-by: Michael S. Tsirkin <mst@redhat.com>
Signed-off-by: Markus Armbruster <armbru@redhat.com>
2018-12-06 03:47:01 +08:00
|
|
|
qemu_system_wakeup_request(QEMU_WAKEUP_REASON_OTHER, NULL);
|
2012-02-23 20:45:23 +08:00
|
|
|
}
|
2008-08-11 22:17:04 +08:00
|
|
|
if(s->fcr & UART_FCR_FE) {
|
|
|
|
int i;
|
|
|
|
for (i = 0; i < size; i++) {
|
2013-06-03 13:13:27 +08:00
|
|
|
recv_fifo_put(s, buf[i]);
|
2008-08-11 22:17:04 +08:00
|
|
|
}
|
|
|
|
s->lsr |= UART_LSR_DR;
|
|
|
|
/* call the timeout receive callback in 4 char transmit time */
|
2013-08-21 23:03:08 +08:00
|
|
|
timer_mod(s->fifo_timeout_timer, qemu_clock_get_ns(QEMU_CLOCK_VIRTUAL) + s->char_transmit_time * 4);
|
2008-08-11 22:17:04 +08:00
|
|
|
} else {
|
2010-02-11 05:35:54 +08:00
|
|
|
if (s->lsr & UART_LSR_DR)
|
|
|
|
s->lsr |= UART_LSR_OE;
|
2008-08-11 22:17:04 +08:00
|
|
|
s->rbr = buf[0];
|
|
|
|
s->lsr |= UART_LSR_DR;
|
|
|
|
}
|
|
|
|
serial_update_irq(s);
|
2004-03-15 05:46:48 +08:00
|
|
|
}
|
2004-03-14 20:20:30 +08:00
|
|
|
|
chardev: Use QEMUChrEvent enum in IOEventHandler typedef
The Chardev events are listed in the QEMUChrEvent enum.
By using the enum in the IOEventHandler typedef we:
- make the IOEventHandler type more explicit (this handler
process out-of-band information, while the IOReadHandler
is in-band),
- help static code analyzers.
This patch was produced with the following spatch script:
@match@
expression backend, opaque, context, set_open;
identifier fd_can_read, fd_read, fd_event, be_change;
@@
qemu_chr_fe_set_handlers(backend, fd_can_read, fd_read, fd_event,
be_change, opaque, context, set_open);
@depends on match@
identifier opaque, event;
identifier match.fd_event;
@@
static
-void fd_event(void *opaque, int event)
+void fd_event(void *opaque, QEMUChrEvent event)
{
...
}
Then the typedef was modified manually in
include/chardev/char-fe.h.
Signed-off-by: Philippe Mathieu-Daudé <philmd@redhat.com>
Acked-by: Corey Minyard <cminyard@mvista.com>
Acked-by: Cornelia Huck <cohuck@redhat.com>
Reviewed-by: Marc-André Lureau <marcandre.lureau@redhat.com>
Message-Id: <20191218172009.8868-15-philmd@redhat.com>
Signed-off-by: Paolo Bonzini <pbonzini@redhat.com>
2019-12-19 01:20:09 +08:00
|
|
|
static void serial_event(void *opaque, QEMUChrEvent event)
|
2004-07-15 01:28:13 +08:00
|
|
|
{
|
|
|
|
SerialState *s = opaque;
|
|
|
|
if (event == CHR_EVENT_BREAK)
|
|
|
|
serial_receive_break(s);
|
|
|
|
}
|
|
|
|
|
2017-09-25 19:29:12 +08:00
|
|
|
static int serial_pre_save(void *opaque)
|
2005-11-06 23:48:04 +08:00
|
|
|
{
|
2009-09-30 04:48:22 +08:00
|
|
|
SerialState *s = opaque;
|
2009-09-10 09:04:46 +08:00
|
|
|
s->fcr_vmstate = s->fcr;
|
2017-09-25 19:29:12 +08:00
|
|
|
|
|
|
|
return 0;
|
2005-11-06 23:48:04 +08:00
|
|
|
}
|
|
|
|
|
2014-08-28 19:18:52 +08:00
|
|
|
static int serial_pre_load(void *opaque)
|
|
|
|
{
|
|
|
|
SerialState *s = opaque;
|
|
|
|
s->thr_ipending = -1;
|
|
|
|
s->poll_msl = -1;
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
2009-09-30 04:48:21 +08:00
|
|
|
static int serial_post_load(void *opaque, int version_id)
|
2009-09-10 09:04:46 +08:00
|
|
|
{
|
|
|
|
SerialState *s = opaque;
|
2008-08-11 22:17:04 +08:00
|
|
|
|
2009-10-16 21:39:58 +08:00
|
|
|
if (version_id < 3) {
|
|
|
|
s->fcr_vmstate = 0;
|
|
|
|
}
|
2014-08-28 19:18:52 +08:00
|
|
|
if (s->thr_ipending == -1) {
|
|
|
|
s->thr_ipending = ((s->iir & UART_IIR_ID) == UART_IIR_THRI);
|
|
|
|
}
|
2016-06-14 20:46:51 +08:00
|
|
|
|
|
|
|
if (s->tsr_retry > 0) {
|
|
|
|
/* tsr_retry > 0 implies LSR.TEMT = 0 (transmitter not empty). */
|
|
|
|
if (s->lsr & UART_LSR_TEMT) {
|
|
|
|
error_report("inconsistent state in serial device "
|
|
|
|
"(tsr empty, tsr_retry=%d", s->tsr_retry);
|
|
|
|
return -1;
|
|
|
|
}
|
|
|
|
|
|
|
|
if (s->tsr_retry > MAX_XMIT_RETRY) {
|
|
|
|
s->tsr_retry = MAX_XMIT_RETRY;
|
|
|
|
}
|
|
|
|
|
|
|
|
assert(s->watch_tag == 0);
|
2016-10-22 17:52:55 +08:00
|
|
|
s->watch_tag = qemu_chr_fe_add_watch(&s->chr, G_IO_OUT | G_IO_HUP,
|
2016-06-14 20:46:51 +08:00
|
|
|
serial_watch_cb, s);
|
|
|
|
} else {
|
|
|
|
/* tsr_retry == 0 implies LSR.TEMT = 1 (transmitter empty). */
|
|
|
|
if (!(s->lsr & UART_LSR_TEMT)) {
|
|
|
|
error_report("inconsistent state in serial device "
|
|
|
|
"(tsr not empty, tsr_retry=0");
|
|
|
|
return -1;
|
|
|
|
}
|
2016-06-14 20:17:16 +08:00
|
|
|
}
|
|
|
|
|
2014-08-28 19:18:52 +08:00
|
|
|
s->last_break_enable = (s->lcr >> 6) & 1;
|
2008-08-11 22:17:04 +08:00
|
|
|
/* Initialize fcr via setter to perform essential side-effects */
|
2014-08-28 19:18:52 +08:00
|
|
|
serial_write_fcr(s, s->fcr_vmstate);
|
2010-09-15 21:35:53 +08:00
|
|
|
serial_update_parameters(s);
|
2005-11-06 23:48:04 +08:00
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
2014-08-28 19:18:52 +08:00
|
|
|
static bool serial_thr_ipending_needed(void *opaque)
|
|
|
|
{
|
|
|
|
SerialState *s = opaque;
|
2014-12-22 15:51:57 +08:00
|
|
|
|
|
|
|
if (s->ier & UART_IER_THRI) {
|
|
|
|
bool expected_value = ((s->iir & UART_IIR_ID) == UART_IIR_THRI);
|
|
|
|
return s->thr_ipending != expected_value;
|
|
|
|
} else {
|
|
|
|
/* LSR.THRE will be sampled again when the interrupt is
|
|
|
|
* enabled. thr_ipending is not used in this case, do
|
|
|
|
* not migrate it.
|
|
|
|
*/
|
|
|
|
return false;
|
|
|
|
}
|
2014-08-28 19:18:52 +08:00
|
|
|
}
|
|
|
|
|
2015-02-07 05:43:13 +08:00
|
|
|
static const VMStateDescription vmstate_serial_thr_ipending = {
|
2014-08-28 19:18:52 +08:00
|
|
|
.name = "serial/thr_ipending",
|
|
|
|
.version_id = 1,
|
|
|
|
.minimum_version_id = 1,
|
2014-09-23 20:09:54 +08:00
|
|
|
.needed = serial_thr_ipending_needed,
|
2014-08-28 19:18:52 +08:00
|
|
|
.fields = (VMStateField[]) {
|
|
|
|
VMSTATE_INT32(thr_ipending, SerialState),
|
|
|
|
VMSTATE_END_OF_LIST()
|
|
|
|
}
|
|
|
|
};
|
|
|
|
|
|
|
|
static bool serial_tsr_needed(void *opaque)
|
|
|
|
{
|
|
|
|
SerialState *s = (SerialState *)opaque;
|
|
|
|
return s->tsr_retry != 0;
|
|
|
|
}
|
|
|
|
|
2015-02-07 05:43:13 +08:00
|
|
|
static const VMStateDescription vmstate_serial_tsr = {
|
2014-08-28 19:18:52 +08:00
|
|
|
.name = "serial/tsr",
|
|
|
|
.version_id = 1,
|
|
|
|
.minimum_version_id = 1,
|
2014-09-23 20:09:54 +08:00
|
|
|
.needed = serial_tsr_needed,
|
2014-08-28 19:18:52 +08:00
|
|
|
.fields = (VMStateField[]) {
|
2016-06-14 20:17:16 +08:00
|
|
|
VMSTATE_UINT32(tsr_retry, SerialState),
|
2014-08-28 19:18:52 +08:00
|
|
|
VMSTATE_UINT8(thr, SerialState),
|
|
|
|
VMSTATE_UINT8(tsr, SerialState),
|
|
|
|
VMSTATE_END_OF_LIST()
|
|
|
|
}
|
|
|
|
};
|
|
|
|
|
|
|
|
static bool serial_recv_fifo_needed(void *opaque)
|
|
|
|
{
|
|
|
|
SerialState *s = (SerialState *)opaque;
|
|
|
|
return !fifo8_is_empty(&s->recv_fifo);
|
|
|
|
|
|
|
|
}
|
|
|
|
|
2015-02-07 05:43:13 +08:00
|
|
|
static const VMStateDescription vmstate_serial_recv_fifo = {
|
2014-08-28 19:18:52 +08:00
|
|
|
.name = "serial/recv_fifo",
|
|
|
|
.version_id = 1,
|
|
|
|
.minimum_version_id = 1,
|
2014-09-23 20:09:54 +08:00
|
|
|
.needed = serial_recv_fifo_needed,
|
2014-08-28 19:18:52 +08:00
|
|
|
.fields = (VMStateField[]) {
|
|
|
|
VMSTATE_STRUCT(recv_fifo, SerialState, 1, vmstate_fifo8, Fifo8),
|
|
|
|
VMSTATE_END_OF_LIST()
|
|
|
|
}
|
|
|
|
};
|
|
|
|
|
|
|
|
static bool serial_xmit_fifo_needed(void *opaque)
|
|
|
|
{
|
|
|
|
SerialState *s = (SerialState *)opaque;
|
|
|
|
return !fifo8_is_empty(&s->xmit_fifo);
|
|
|
|
}
|
|
|
|
|
2015-02-07 05:43:13 +08:00
|
|
|
static const VMStateDescription vmstate_serial_xmit_fifo = {
|
2014-08-28 19:18:52 +08:00
|
|
|
.name = "serial/xmit_fifo",
|
|
|
|
.version_id = 1,
|
|
|
|
.minimum_version_id = 1,
|
2014-09-23 20:09:54 +08:00
|
|
|
.needed = serial_xmit_fifo_needed,
|
2014-08-28 19:18:52 +08:00
|
|
|
.fields = (VMStateField[]) {
|
|
|
|
VMSTATE_STRUCT(xmit_fifo, SerialState, 1, vmstate_fifo8, Fifo8),
|
|
|
|
VMSTATE_END_OF_LIST()
|
|
|
|
}
|
|
|
|
};
|
|
|
|
|
|
|
|
static bool serial_fifo_timeout_timer_needed(void *opaque)
|
|
|
|
{
|
|
|
|
SerialState *s = (SerialState *)opaque;
|
|
|
|
return timer_pending(s->fifo_timeout_timer);
|
|
|
|
}
|
|
|
|
|
2015-02-07 05:43:13 +08:00
|
|
|
static const VMStateDescription vmstate_serial_fifo_timeout_timer = {
|
2014-08-28 19:18:52 +08:00
|
|
|
.name = "serial/fifo_timeout_timer",
|
|
|
|
.version_id = 1,
|
|
|
|
.minimum_version_id = 1,
|
2014-09-23 20:09:54 +08:00
|
|
|
.needed = serial_fifo_timeout_timer_needed,
|
2014-08-28 19:18:52 +08:00
|
|
|
.fields = (VMStateField[]) {
|
2015-01-08 17:18:59 +08:00
|
|
|
VMSTATE_TIMER_PTR(fifo_timeout_timer, SerialState),
|
2014-08-28 19:18:52 +08:00
|
|
|
VMSTATE_END_OF_LIST()
|
|
|
|
}
|
|
|
|
};
|
|
|
|
|
|
|
|
static bool serial_timeout_ipending_needed(void *opaque)
|
|
|
|
{
|
|
|
|
SerialState *s = (SerialState *)opaque;
|
|
|
|
return s->timeout_ipending != 0;
|
|
|
|
}
|
|
|
|
|
2015-02-07 05:43:13 +08:00
|
|
|
static const VMStateDescription vmstate_serial_timeout_ipending = {
|
2014-08-28 19:18:52 +08:00
|
|
|
.name = "serial/timeout_ipending",
|
|
|
|
.version_id = 1,
|
|
|
|
.minimum_version_id = 1,
|
2014-09-23 20:09:54 +08:00
|
|
|
.needed = serial_timeout_ipending_needed,
|
2014-08-28 19:18:52 +08:00
|
|
|
.fields = (VMStateField[]) {
|
|
|
|
VMSTATE_INT32(timeout_ipending, SerialState),
|
|
|
|
VMSTATE_END_OF_LIST()
|
|
|
|
}
|
|
|
|
};
|
|
|
|
|
|
|
|
static bool serial_poll_needed(void *opaque)
|
|
|
|
{
|
|
|
|
SerialState *s = (SerialState *)opaque;
|
|
|
|
return s->poll_msl >= 0;
|
|
|
|
}
|
|
|
|
|
2015-02-07 05:43:13 +08:00
|
|
|
static const VMStateDescription vmstate_serial_poll = {
|
2014-08-28 19:18:52 +08:00
|
|
|
.name = "serial/poll",
|
|
|
|
.version_id = 1,
|
2014-09-23 20:09:54 +08:00
|
|
|
.needed = serial_poll_needed,
|
2014-08-28 19:18:52 +08:00
|
|
|
.minimum_version_id = 1,
|
|
|
|
.fields = (VMStateField[]) {
|
|
|
|
VMSTATE_INT32(poll_msl, SerialState),
|
2015-01-08 17:18:59 +08:00
|
|
|
VMSTATE_TIMER_PTR(modem_status_poll, SerialState),
|
2014-08-28 19:18:52 +08:00
|
|
|
VMSTATE_END_OF_LIST()
|
|
|
|
}
|
|
|
|
};
|
|
|
|
|
2012-10-17 15:54:19 +08:00
|
|
|
const VMStateDescription vmstate_serial = {
|
2009-09-10 09:04:46 +08:00
|
|
|
.name = "serial",
|
|
|
|
.version_id = 3,
|
|
|
|
.minimum_version_id = 2,
|
|
|
|
.pre_save = serial_pre_save,
|
2014-08-28 19:18:52 +08:00
|
|
|
.pre_load = serial_pre_load,
|
2009-09-10 09:04:46 +08:00
|
|
|
.post_load = serial_post_load,
|
2014-04-16 21:32:32 +08:00
|
|
|
.fields = (VMStateField[]) {
|
2009-09-10 09:04:46 +08:00
|
|
|
VMSTATE_UINT16_V(divider, SerialState, 2),
|
|
|
|
VMSTATE_UINT8(rbr, SerialState),
|
|
|
|
VMSTATE_UINT8(ier, SerialState),
|
|
|
|
VMSTATE_UINT8(iir, SerialState),
|
|
|
|
VMSTATE_UINT8(lcr, SerialState),
|
|
|
|
VMSTATE_UINT8(mcr, SerialState),
|
|
|
|
VMSTATE_UINT8(lsr, SerialState),
|
|
|
|
VMSTATE_UINT8(msr, SerialState),
|
|
|
|
VMSTATE_UINT8(scr, SerialState),
|
|
|
|
VMSTATE_UINT8_V(fcr_vmstate, SerialState, 3),
|
|
|
|
VMSTATE_END_OF_LIST()
|
2014-08-28 19:18:52 +08:00
|
|
|
},
|
2014-09-23 20:09:54 +08:00
|
|
|
.subsections = (const VMStateDescription*[]) {
|
|
|
|
&vmstate_serial_thr_ipending,
|
|
|
|
&vmstate_serial_tsr,
|
|
|
|
&vmstate_serial_recv_fifo,
|
|
|
|
&vmstate_serial_xmit_fifo,
|
|
|
|
&vmstate_serial_fifo_timeout_timer,
|
|
|
|
&vmstate_serial_timeout_ipending,
|
|
|
|
&vmstate_serial_poll,
|
|
|
|
NULL
|
2009-09-10 09:04:46 +08:00
|
|
|
}
|
|
|
|
};
|
|
|
|
|
2008-02-10 21:40:52 +08:00
|
|
|
static void serial_reset(void *opaque)
|
|
|
|
{
|
|
|
|
SerialState *s = opaque;
|
|
|
|
|
2016-06-14 20:35:20 +08:00
|
|
|
if (s->watch_tag > 0) {
|
|
|
|
g_source_remove(s->watch_tag);
|
|
|
|
s->watch_tag = 0;
|
|
|
|
}
|
|
|
|
|
2008-02-10 21:40:52 +08:00
|
|
|
s->rbr = 0;
|
|
|
|
s->ier = 0;
|
|
|
|
s->iir = UART_IIR_NO_INT;
|
|
|
|
s->lcr = 0;
|
|
|
|
s->lsr = UART_LSR_TEMT | UART_LSR_THRE;
|
|
|
|
s->msr = UART_MSR_DCD | UART_MSR_DSR | UART_MSR_CTS;
|
2009-10-27 04:51:41 +08:00
|
|
|
/* Default to 9600 baud, 1 start bit, 8 data bits, 1 stop bit, no parity. */
|
2008-08-11 22:17:04 +08:00
|
|
|
s->divider = 0x0C;
|
|
|
|
s->mcr = UART_MCR_OUT2;
|
2008-02-10 21:40:52 +08:00
|
|
|
s->scr = 0;
|
2008-08-11 22:17:04 +08:00
|
|
|
s->tsr_retry = 0;
|
2016-03-22 00:02:30 +08:00
|
|
|
s->char_transmit_time = (NANOSECONDS_PER_SECOND / 9600) * 10;
|
2008-08-11 22:17:04 +08:00
|
|
|
s->poll_msl = 0;
|
|
|
|
|
2014-08-28 19:18:52 +08:00
|
|
|
s->timeout_ipending = 0;
|
|
|
|
timer_del(s->fifo_timeout_timer);
|
|
|
|
timer_del(s->modem_status_poll);
|
|
|
|
|
2013-06-03 13:13:27 +08:00
|
|
|
fifo8_reset(&s->recv_fifo);
|
|
|
|
fifo8_reset(&s->xmit_fifo);
|
2008-08-11 22:17:04 +08:00
|
|
|
|
2013-08-21 23:03:08 +08:00
|
|
|
s->last_xmit_ts = qemu_clock_get_ns(QEMU_CLOCK_VIRTUAL);
|
2008-02-10 21:40:52 +08:00
|
|
|
|
|
|
|
s->thr_ipending = 0;
|
|
|
|
s->last_break_enable = 0;
|
|
|
|
qemu_irq_lower(s->irq);
|
2014-08-26 18:16:08 +08:00
|
|
|
|
|
|
|
serial_update_msl(s);
|
|
|
|
s->msr &= ~UART_MSR_ANY_DELTA;
|
2008-02-10 21:40:52 +08:00
|
|
|
}
|
|
|
|
|
serial: chardev hotswap support
This allows to change the port's backend runtime, e.g. change it from
file to a socket making it possible to establish a debug session with
WinDbg
> qemu-system [..] -chardev file,id=charchannel2,path=/tmp/charchannel2 \
-device isa-serial,chardev=charchannel2,id=channel2
QEMU 2.9.50 monitor - type 'help' for more information
(qemu) chardev-change charchannel2 \
socket,host=127.0.0.1,port=4242,server,nowait
For a backend change, a number of ioctls has to be replayed to sync
the current setup of a frontend to a backend tty. This is hopefully
enough so we don't have to track, store and replay the whole original
control byte sequence.
Signed-off-by: Anton Nefedov <anton.nefedov@virtuozzo.com>
Reviewed-by: Vladimir Sementsov-Ogievskiy <vsementsov@virtuozzo.com>
Message-Id: <1499342940-56739-14-git-send-email-anton.nefedov@virtuozzo.com>
Signed-off-by: Paolo Bonzini <pbonzini@redhat.com>
2017-07-06 20:09:00 +08:00
|
|
|
static int serial_be_change(void *opaque)
|
|
|
|
{
|
|
|
|
SerialState *s = opaque;
|
|
|
|
|
|
|
|
qemu_chr_fe_set_handlers(&s->chr, serial_can_receive1, serial_receive1,
|
|
|
|
serial_event, serial_be_change, s, NULL, true);
|
|
|
|
|
|
|
|
serial_update_parameters(s);
|
|
|
|
|
|
|
|
qemu_chr_fe_ioctl(&s->chr, CHR_IOCTL_SERIAL_SET_BREAK,
|
|
|
|
&s->last_break_enable);
|
|
|
|
|
|
|
|
s->poll_msl = (s->ier & UART_IER_MSI) ? 1 : 0;
|
|
|
|
serial_update_msl(s);
|
|
|
|
|
|
|
|
if (s->poll_msl >= 0 && !(s->mcr & UART_MCR_LOOP)) {
|
|
|
|
serial_update_tiocm(s);
|
|
|
|
}
|
|
|
|
|
|
|
|
if (s->watch_tag > 0) {
|
|
|
|
g_source_remove(s->watch_tag);
|
|
|
|
s->watch_tag = qemu_chr_fe_add_watch(&s->chr, G_IO_OUT | G_IO_HUP,
|
|
|
|
serial_watch_cb, s);
|
|
|
|
}
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
2019-10-22 07:02:50 +08:00
|
|
|
static void serial_realize(DeviceState *dev, Error **errp)
|
2008-08-11 22:17:04 +08:00
|
|
|
{
|
2019-10-22 07:02:50 +08:00
|
|
|
SerialState *s = SERIAL(dev);
|
|
|
|
|
2013-08-21 23:03:08 +08:00
|
|
|
s->modem_status_poll = timer_new_ns(QEMU_CLOCK_VIRTUAL, (QEMUTimerCB *) serial_update_msl, s);
|
2008-08-11 22:17:04 +08:00
|
|
|
|
2013-08-21 23:03:08 +08:00
|
|
|
s->fifo_timeout_timer = timer_new_ns(QEMU_CLOCK_VIRTUAL, (QEMUTimerCB *) fifo_timeout_int, s);
|
2009-06-27 15:25:07 +08:00
|
|
|
qemu_register_reset(serial_reset, s);
|
2008-08-11 22:17:04 +08:00
|
|
|
|
2016-10-22 17:52:55 +08:00
|
|
|
qemu_chr_fe_set_handlers(&s->chr, serial_can_receive1, serial_receive1,
|
serial: chardev hotswap support
This allows to change the port's backend runtime, e.g. change it from
file to a socket making it possible to establish a debug session with
WinDbg
> qemu-system [..] -chardev file,id=charchannel2,path=/tmp/charchannel2 \
-device isa-serial,chardev=charchannel2,id=channel2
QEMU 2.9.50 monitor - type 'help' for more information
(qemu) chardev-change charchannel2 \
socket,host=127.0.0.1,port=4242,server,nowait
For a backend change, a number of ioctls has to be replayed to sync
the current setup of a frontend to a backend tty. This is hopefully
enough so we don't have to track, store and replay the whole original
control byte sequence.
Signed-off-by: Anton Nefedov <anton.nefedov@virtuozzo.com>
Reviewed-by: Vladimir Sementsov-Ogievskiy <vsementsov@virtuozzo.com>
Message-Id: <1499342940-56739-14-git-send-email-anton.nefedov@virtuozzo.com>
Signed-off-by: Paolo Bonzini <pbonzini@redhat.com>
2017-07-06 20:09:00 +08:00
|
|
|
serial_event, serial_be_change, s, NULL, true);
|
2013-06-03 13:13:27 +08:00
|
|
|
fifo8_create(&s->recv_fifo, UART_FIFO_LENGTH);
|
|
|
|
fifo8_create(&s->xmit_fifo, UART_FIFO_LENGTH);
|
2014-08-26 18:16:57 +08:00
|
|
|
serial_reset(s);
|
2008-08-11 22:17:04 +08:00
|
|
|
}
|
|
|
|
|
qdev: Unrealize must not fail
Devices may have component devices and buses.
Device realization may fail. Realization is recursive: a device's
realize() method realizes its components, and device_set_realized()
realizes its buses (which should in turn realize the devices on that
bus, except bus_set_realized() doesn't implement that, yet).
When realization of a component or bus fails, we need to roll back:
unrealize everything we realized so far. If any of these unrealizes
failed, the device would be left in an inconsistent state. Must not
happen.
device_set_realized() lets it happen: it ignores errors in the roll
back code starting at label child_realize_fail.
Since realization is recursive, unrealization must be recursive, too.
But how could a partly failed unrealize be rolled back? We'd have to
re-realize, which can fail. This design is fundamentally broken.
device_set_realized() does not roll back at all. Instead, it keeps
unrealizing, ignoring further errors.
It can screw up even for a device with no buses: if the lone
dc->unrealize() fails, it still unregisters vmstate, and calls
listeners' unrealize() callback.
bus_set_realized() does not roll back either. Instead, it stops
unrealizing.
Fortunately, no unrealize method can fail, as we'll see below.
To fix the design error, drop parameter @errp from all the unrealize
methods.
Any unrealize method that uses @errp now needs an update. This leads
us to unrealize() methods that can fail. Merely passing it to another
unrealize method cannot cause failure, though. Here are the ones that
do other things with @errp:
* virtio_serial_device_unrealize()
Fails when qbus_set_hotplug_handler() fails, but still does all the
other work. On failure, the device would stay realized with its
resources completely gone. Oops. Can't happen, because
qbus_set_hotplug_handler() can't actually fail here. Pass
&error_abort to qbus_set_hotplug_handler() instead.
* hw/ppc/spapr_drc.c's unrealize()
Fails when object_property_del() fails, but all the other work is
already done. On failure, the device would stay realized with its
vmstate registration gone. Oops. Can't happen, because
object_property_del() can't actually fail here. Pass &error_abort
to object_property_del() instead.
* spapr_phb_unrealize()
Fails and bails out when remove_drcs() fails, but other work is
already done. On failure, the device would stay realized with some
of its resources gone. Oops. remove_drcs() fails only when
chassis_from_bus()'s object_property_get_uint() fails, and it can't
here. Pass &error_abort to remove_drcs() instead.
Therefore, no unrealize method can fail before this patch.
device_set_realized()'s recursive unrealization via bus uses
object_property_set_bool(). Can't drop @errp there, so pass
&error_abort.
We similarly unrealize with object_property_set_bool() elsewhere,
always ignoring errors. Pass &error_abort instead.
Several unrealize methods no longer handle errors from other unrealize
methods: virtio_9p_device_unrealize(),
virtio_input_device_unrealize(), scsi_qdev_unrealize(), ...
Much of the deleted error handling looks wrong anyway.
One unrealize methods no longer ignore such errors:
usb_ehci_pci_exit().
Several realize methods no longer ignore errors when rolling back:
v9fs_device_realize_common(), pci_qdev_unrealize(),
spapr_phb_realize(), usb_qdev_realize(), vfio_ccw_realize(),
virtio_device_realize().
Signed-off-by: Markus Armbruster <armbru@redhat.com>
Reviewed-by: Philippe Mathieu-Daudé <philmd@redhat.com>
Reviewed-by: Paolo Bonzini <pbonzini@redhat.com>
Message-Id: <20200505152926.18877-17-armbru@redhat.com>
2020-05-05 23:29:24 +08:00
|
|
|
static void serial_unrealize(DeviceState *dev)
|
2012-10-17 15:54:20 +08:00
|
|
|
{
|
2019-10-22 07:14:43 +08:00
|
|
|
SerialState *s = SERIAL(dev);
|
|
|
|
|
2017-01-27 04:49:13 +08:00
|
|
|
qemu_chr_fe_deinit(&s->chr, false);
|
2017-01-04 16:43:16 +08:00
|
|
|
|
|
|
|
timer_free(s->modem_status_poll);
|
|
|
|
|
|
|
|
timer_free(s->fifo_timeout_timer);
|
|
|
|
|
|
|
|
fifo8_destroy(&s->recv_fifo);
|
|
|
|
fifo8_destroy(&s->xmit_fifo);
|
|
|
|
|
2012-10-17 15:54:20 +08:00
|
|
|
qemu_unregister_reset(serial_reset, s);
|
|
|
|
}
|
|
|
|
|
2009-10-31 18:28:11 +08:00
|
|
|
/* Change the main reference oscillator frequency. */
|
|
|
|
void serial_set_frequency(SerialState *s, uint32_t frequency)
|
|
|
|
{
|
|
|
|
s->baudbase = frequency;
|
|
|
|
serial_update_parameters(s);
|
|
|
|
}
|
|
|
|
|
2012-10-17 15:54:19 +08:00
|
|
|
const MemoryRegionOps serial_io_ops = {
|
2012-10-08 19:40:29 +08:00
|
|
|
.read = serial_ioport_read,
|
|
|
|
.write = serial_ioport_write,
|
|
|
|
.impl = {
|
|
|
|
.min_access_size = 1,
|
|
|
|
.max_access_size = 1,
|
|
|
|
},
|
|
|
|
.endianness = DEVICE_LITTLE_ENDIAN,
|
2011-08-11 06:28:18 +08:00
|
|
|
};
|
|
|
|
|
2019-10-22 06:32:57 +08:00
|
|
|
static Property serial_properties[] = {
|
|
|
|
DEFINE_PROP_CHR("chardev", SerialState, chr),
|
2019-10-22 06:35:36 +08:00
|
|
|
DEFINE_PROP_UINT32("baudbase", SerialState, baudbase, 115200),
|
2020-09-07 09:55:33 +08:00
|
|
|
DEFINE_PROP_BOOL("wakeup", SerialState, wakeup, false),
|
2019-10-22 06:32:57 +08:00
|
|
|
DEFINE_PROP_END_OF_LIST(),
|
|
|
|
};
|
|
|
|
|
|
|
|
static void serial_class_init(ObjectClass *klass, void* data)
|
2019-10-22 05:32:12 +08:00
|
|
|
{
|
|
|
|
DeviceClass *dc = DEVICE_CLASS(klass);
|
|
|
|
|
|
|
|
/* internal device for serialio/serialmm, not user-creatable */
|
|
|
|
dc->user_creatable = false;
|
2019-10-22 07:02:50 +08:00
|
|
|
dc->realize = serial_realize;
|
2019-10-22 07:14:43 +08:00
|
|
|
dc->unrealize = serial_unrealize;
|
2020-01-10 23:30:32 +08:00
|
|
|
device_class_set_props(dc, serial_properties);
|
2019-10-22 05:32:12 +08:00
|
|
|
}
|
|
|
|
|
|
|
|
static const TypeInfo serial_info = {
|
|
|
|
.name = TYPE_SERIAL,
|
|
|
|
.parent = TYPE_DEVICE,
|
|
|
|
.instance_size = sizeof(SerialState),
|
|
|
|
.class_init = serial_class_init,
|
|
|
|
};
|
|
|
|
|
2005-11-24 05:11:49 +08:00
|
|
|
/* Memory mapped interface */
|
2012-10-23 18:30:10 +08:00
|
|
|
static uint64_t serial_mm_read(void *opaque, hwaddr addr,
|
2011-08-12 07:18:59 +08:00
|
|
|
unsigned size)
|
2005-11-24 05:11:49 +08:00
|
|
|
{
|
2019-10-23 23:50:06 +08:00
|
|
|
SerialMM *s = SERIAL_MM(opaque);
|
2019-10-22 02:14:02 +08:00
|
|
|
return serial_ioport_read(&s->serial, addr >> s->regshift, 1);
|
2005-11-24 05:11:49 +08:00
|
|
|
}
|
|
|
|
|
2012-10-23 18:30:10 +08:00
|
|
|
static void serial_mm_write(void *opaque, hwaddr addr,
|
2011-08-12 07:18:59 +08:00
|
|
|
uint64_t value, unsigned size)
|
2010-03-22 03:47:11 +08:00
|
|
|
{
|
2019-10-23 23:50:06 +08:00
|
|
|
SerialMM *s = SERIAL_MM(opaque);
|
2017-11-07 00:10:39 +08:00
|
|
|
value &= 255;
|
2019-10-22 02:14:02 +08:00
|
|
|
serial_ioport_write(&s->serial, addr >> s->regshift, value, 1);
|
2019-10-23 23:50:06 +08:00
|
|
|
}
|
|
|
|
|
2011-08-12 07:18:59 +08:00
|
|
|
static const MemoryRegionOps serial_mm_ops[3] = {
|
|
|
|
[DEVICE_NATIVE_ENDIAN] = {
|
|
|
|
.read = serial_mm_read,
|
|
|
|
.write = serial_mm_write,
|
|
|
|
.endianness = DEVICE_NATIVE_ENDIAN,
|
2017-11-07 00:10:39 +08:00
|
|
|
.valid.max_access_size = 8,
|
|
|
|
.impl.max_access_size = 8,
|
2011-08-12 07:18:59 +08:00
|
|
|
},
|
|
|
|
[DEVICE_LITTLE_ENDIAN] = {
|
|
|
|
.read = serial_mm_read,
|
|
|
|
.write = serial_mm_write,
|
|
|
|
.endianness = DEVICE_LITTLE_ENDIAN,
|
2017-11-07 00:10:39 +08:00
|
|
|
.valid.max_access_size = 8,
|
|
|
|
.impl.max_access_size = 8,
|
2011-08-12 07:18:59 +08:00
|
|
|
},
|
|
|
|
[DEVICE_BIG_ENDIAN] = {
|
|
|
|
.read = serial_mm_read,
|
|
|
|
.write = serial_mm_write,
|
|
|
|
.endianness = DEVICE_BIG_ENDIAN,
|
2017-11-07 00:10:39 +08:00
|
|
|
.valid.max_access_size = 8,
|
|
|
|
.impl.max_access_size = 8,
|
2011-08-12 07:18:59 +08:00
|
|
|
},
|
2005-11-24 05:11:49 +08:00
|
|
|
};
|
|
|
|
|
2019-11-20 16:28:15 +08:00
|
|
|
static void serial_mm_realize(DeviceState *dev, Error **errp)
|
|
|
|
{
|
|
|
|
SerialMM *smm = SERIAL_MM(dev);
|
|
|
|
SerialState *s = &smm->serial;
|
|
|
|
|
error: Eliminate error_propagate() with Coccinelle, part 1
When all we do with an Error we receive into a local variable is
propagating to somewhere else, we can just as well receive it there
right away. Convert
if (!foo(..., &err)) {
...
error_propagate(errp, err);
...
return ...
}
to
if (!foo(..., errp)) {
...
...
return ...
}
where nothing else needs @err. Coccinelle script:
@rule1 forall@
identifier fun, err, errp, lbl;
expression list args, args2;
binary operator op;
constant c1, c2;
symbol false;
@@
if (
(
- fun(args, &err, args2)
+ fun(args, errp, args2)
|
- !fun(args, &err, args2)
+ !fun(args, errp, args2)
|
- fun(args, &err, args2) op c1
+ fun(args, errp, args2) op c1
)
)
{
... when != err
when != lbl:
when strict
- error_propagate(errp, err);
... when != err
(
return;
|
return c2;
|
return false;
)
}
@rule2 forall@
identifier fun, err, errp, lbl;
expression list args, args2;
expression var;
binary operator op;
constant c1, c2;
symbol false;
@@
- var = fun(args, &err, args2);
+ var = fun(args, errp, args2);
... when != err
if (
(
var
|
!var
|
var op c1
)
)
{
... when != err
when != lbl:
when strict
- error_propagate(errp, err);
... when != err
(
return;
|
return c2;
|
return false;
|
return var;
)
}
@depends on rule1 || rule2@
identifier err;
@@
- Error *err = NULL;
... when != err
Not exactly elegant, I'm afraid.
The "when != lbl:" is necessary to avoid transforming
if (fun(args, &err)) {
goto out
}
...
out:
error_propagate(errp, err);
even though other paths to label out still need the error_propagate().
For an actual example, see sclp_realize().
Without the "when strict", Coccinelle transforms vfio_msix_setup(),
incorrectly. I don't know what exactly "when strict" does, only that
it helps here.
The match of return is narrower than what I want, but I can't figure
out how to express "return where the operand doesn't use @err". For
an example where it's too narrow, see vfio_intx_enable().
Silently fails to convert hw/arm/armsse.c, because Coccinelle gets
confused by ARMSSE being used both as typedef and function-like macro
there. Converted manually.
Line breaks tidied up manually. One nested declaration of @local_err
deleted manually. Preexisting unwanted blank line dropped in
hw/riscv/sifive_e.c.
Signed-off-by: Markus Armbruster <armbru@redhat.com>
Reviewed-by: Eric Blake <eblake@redhat.com>
Message-Id: <20200707160613.848843-35-armbru@redhat.com>
2020-07-08 00:06:02 +08:00
|
|
|
if (!qdev_realize(DEVICE(s), NULL, errp)) {
|
2019-11-20 16:28:15 +08:00
|
|
|
return;
|
|
|
|
}
|
|
|
|
|
2020-02-23 01:11:33 +08:00
|
|
|
memory_region_init_io(&s->io, OBJECT(dev),
|
|
|
|
&serial_mm_ops[smm->endianness], smm, "serial",
|
|
|
|
8 << smm->regshift);
|
2019-11-20 16:28:15 +08:00
|
|
|
sysbus_init_mmio(SYS_BUS_DEVICE(smm), &s->io);
|
|
|
|
sysbus_init_irq(SYS_BUS_DEVICE(smm), &smm->serial.irq);
|
|
|
|
}
|
|
|
|
|
2020-03-31 00:47:12 +08:00
|
|
|
static const VMStateDescription vmstate_serial_mm = {
|
|
|
|
.name = "serial",
|
|
|
|
.version_id = 3,
|
|
|
|
.minimum_version_id = 2,
|
|
|
|
.fields = (VMStateField[]) {
|
|
|
|
VMSTATE_STRUCT(serial, SerialMM, 0, vmstate_serial, SerialState),
|
|
|
|
VMSTATE_END_OF_LIST()
|
|
|
|
}
|
|
|
|
};
|
|
|
|
|
2019-10-23 23:50:06 +08:00
|
|
|
SerialMM *serial_mm_init(MemoryRegion *address_space,
|
2019-10-22 02:14:02 +08:00
|
|
|
hwaddr base, int regshift,
|
2019-10-23 23:50:06 +08:00
|
|
|
qemu_irq irq, int baudbase,
|
|
|
|
Chardev *chr, enum device_endian end)
|
2005-11-24 05:11:49 +08:00
|
|
|
{
|
2020-06-10 13:31:59 +08:00
|
|
|
SerialMM *smm = SERIAL_MM(qdev_new(TYPE_SERIAL_MM));
|
2019-11-20 16:28:15 +08:00
|
|
|
MemoryRegion *mr;
|
2008-08-11 22:17:04 +08:00
|
|
|
|
2019-10-22 02:14:02 +08:00
|
|
|
qdev_prop_set_uint8(DEVICE(smm), "regshift", regshift);
|
2019-11-20 16:28:15 +08:00
|
|
|
qdev_prop_set_uint32(DEVICE(smm), "baudbase", baudbase);
|
|
|
|
qdev_prop_set_chr(DEVICE(smm), "chardev", chr);
|
|
|
|
qdev_set_legacy_instance_id(DEVICE(smm), base, 2);
|
|
|
|
qdev_prop_set_uint8(DEVICE(smm), "endianness", end);
|
sysbus: Convert to sysbus_realize() etc. with Coccinelle
Convert from qdev_realize(), qdev_realize_and_unref() with null @bus
argument to sysbus_realize(), sysbus_realize_and_unref().
Coccinelle script:
@@
expression dev, errp;
@@
- qdev_realize(DEVICE(dev), NULL, errp);
+ sysbus_realize(SYS_BUS_DEVICE(dev), errp);
@@
expression sysbus_dev, dev, errp;
@@
+ sysbus_dev = SYS_BUS_DEVICE(dev);
- qdev_realize_and_unref(dev, NULL, errp);
+ sysbus_realize_and_unref(sysbus_dev, errp);
- sysbus_dev = SYS_BUS_DEVICE(dev);
@@
expression sysbus_dev, dev, errp;
expression expr;
@@
sysbus_dev = SYS_BUS_DEVICE(dev);
... when != dev = expr;
- qdev_realize_and_unref(dev, NULL, errp);
+ sysbus_realize_and_unref(sysbus_dev, errp);
@@
expression dev, errp;
@@
- qdev_realize_and_unref(DEVICE(dev), NULL, errp);
+ sysbus_realize_and_unref(SYS_BUS_DEVICE(dev), errp);
@@
expression dev, errp;
@@
- qdev_realize_and_unref(dev, NULL, errp);
+ sysbus_realize_and_unref(SYS_BUS_DEVICE(dev), errp);
Whitespace changes minimized manually.
Signed-off-by: Markus Armbruster <armbru@redhat.com>
Acked-by: Alistair Francis <alistair.francis@wdc.com>
Reviewed-by: Philippe Mathieu-Daudé <philmd@redhat.com>
Reviewed-by: Paolo Bonzini <pbonzini@redhat.com>
Message-Id: <20200610053247.1583243-46-armbru@redhat.com>
[Conflicts in hw/misc/empty_slot.c and hw/sparc/leon3.c resolved]
2020-06-10 13:32:34 +08:00
|
|
|
sysbus_realize_and_unref(SYS_BUS_DEVICE(smm), &error_fatal);
|
2019-10-23 23:50:06 +08:00
|
|
|
|
2019-11-20 16:28:15 +08:00
|
|
|
sysbus_connect_irq(SYS_BUS_DEVICE(smm), 0, irq);
|
|
|
|
mr = sysbus_mmio_get_region(SYS_BUS_DEVICE(smm), 0);
|
|
|
|
memory_region_add_subregion(address_space, base, mr);
|
2019-10-23 23:50:06 +08:00
|
|
|
|
|
|
|
return smm;
|
|
|
|
}
|
|
|
|
|
|
|
|
static void serial_mm_instance_init(Object *o)
|
|
|
|
{
|
|
|
|
SerialMM *smm = SERIAL_MM(o);
|
|
|
|
|
qom: Less verbose object_initialize_child()
All users of object_initialize_child() pass the obvious child size
argument. Almost all pass &error_abort and no properties. Tiresome.
Rename object_initialize_child() to
object_initialize_child_with_props() to free the name. New
convenience wrapper object_initialize_child() automates the size
argument, and passes &error_abort and no properties.
Rename object_initialize_childv() to
object_initialize_child_with_propsv() for consistency.
Convert callers with this Coccinelle script:
@@
expression parent, propname, type;
expression child, size;
symbol error_abort;
@@
- object_initialize_child(parent, propname, OBJECT(child), size, type, &error_abort, NULL)
+ object_initialize_child(parent, propname, child, size, type, &error_abort, NULL)
@@
expression parent, propname, type;
expression child;
symbol error_abort;
@@
- object_initialize_child(parent, propname, child, sizeof(*child), type, &error_abort, NULL)
+ object_initialize_child(parent, propname, child, type)
@@
expression parent, propname, type;
expression child;
symbol error_abort;
@@
- object_initialize_child(parent, propname, &child, sizeof(child), type, &error_abort, NULL)
+ object_initialize_child(parent, propname, &child, type)
@@
expression parent, propname, type;
expression child, size, err;
expression list props;
@@
- object_initialize_child(parent, propname, child, size, type, err, props)
+ object_initialize_child_with_props(parent, propname, child, size, type, err, props)
Note that Coccinelle chokes on ARMSSE typedef vs. macro in
hw/arm/armsse.c. Worked around by temporarily renaming the macro for
the spatch run.
Signed-off-by: Markus Armbruster <armbru@redhat.com>
Acked-by: Alistair Francis <alistair.francis@wdc.com>
[Rebased: machine opentitan is new (commit fe0fe4735e7)]
Reviewed-by: Paolo Bonzini <pbonzini@redhat.com>
Message-Id: <20200610053247.1583243-37-armbru@redhat.com>
2020-06-10 13:32:25 +08:00
|
|
|
object_initialize_child(o, "serial", &smm->serial, TYPE_SERIAL);
|
2019-11-20 16:28:15 +08:00
|
|
|
|
|
|
|
qdev_alias_all_properties(DEVICE(&smm->serial), o);
|
2005-11-24 05:11:49 +08:00
|
|
|
}
|
2019-10-22 05:32:12 +08:00
|
|
|
|
2019-10-22 02:14:02 +08:00
|
|
|
static Property serial_mm_properties[] = {
|
|
|
|
/*
|
|
|
|
* Set the spacing between adjacent memory-mapped UART registers.
|
|
|
|
* Each register will be at (1 << regshift) bytes after the
|
|
|
|
* previous one.
|
|
|
|
*/
|
|
|
|
DEFINE_PROP_UINT8("regshift", SerialMM, regshift, 0),
|
2019-10-24 00:07:03 +08:00
|
|
|
DEFINE_PROP_UINT8("endianness", SerialMM, endianness, DEVICE_NATIVE_ENDIAN),
|
2019-10-22 02:14:02 +08:00
|
|
|
DEFINE_PROP_END_OF_LIST(),
|
|
|
|
};
|
|
|
|
|
2019-10-23 23:50:06 +08:00
|
|
|
static void serial_mm_class_init(ObjectClass *oc, void *data)
|
|
|
|
{
|
|
|
|
DeviceClass *dc = DEVICE_CLASS(oc);
|
|
|
|
|
2020-01-10 23:30:32 +08:00
|
|
|
device_class_set_props(dc, serial_mm_properties);
|
2019-10-23 23:50:06 +08:00
|
|
|
dc->realize = serial_mm_realize;
|
2020-03-31 00:47:12 +08:00
|
|
|
dc->vmsd = &vmstate_serial_mm;
|
2019-10-23 23:50:06 +08:00
|
|
|
}
|
|
|
|
|
|
|
|
static const TypeInfo serial_mm_info = {
|
|
|
|
.name = TYPE_SERIAL_MM,
|
|
|
|
.parent = TYPE_SYS_BUS_DEVICE,
|
|
|
|
.class_init = serial_mm_class_init,
|
|
|
|
.instance_init = serial_mm_instance_init,
|
|
|
|
.instance_size = sizeof(SerialMM),
|
|
|
|
};
|
|
|
|
|
2019-10-22 05:32:12 +08:00
|
|
|
static void serial_register_types(void)
|
|
|
|
{
|
|
|
|
type_register_static(&serial_info);
|
2019-10-23 23:50:06 +08:00
|
|
|
type_register_static(&serial_mm_info);
|
2019-10-22 05:32:12 +08:00
|
|
|
}
|
|
|
|
|
|
|
|
type_init(serial_register_types)
|