2012-06-21 23:40:09 +08:00
|
|
|
/*
|
|
|
|
* Copyright (c) 2007, Neocleus Corporation.
|
|
|
|
* Copyright (c) 2007, Intel Corporation.
|
|
|
|
*
|
|
|
|
* This work is licensed under the terms of the GNU GPL, version 2. See
|
|
|
|
* the COPYING file in the top-level directory.
|
|
|
|
*
|
|
|
|
* Alex Novik <alex@neocleus.com>
|
|
|
|
* Allen Kay <allen.m.kay@intel.com>
|
|
|
|
* Guy Zana <guy@neocleus.com>
|
|
|
|
*
|
|
|
|
* This file implements direct PCI assignment to a HVM guest
|
|
|
|
*/
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Interrupt Disable policy:
|
|
|
|
*
|
|
|
|
* INTx interrupt:
|
|
|
|
* Initialize(register_real_device)
|
|
|
|
* Map INTx(xc_physdev_map_pirq):
|
|
|
|
* <fail>
|
|
|
|
* - Set real Interrupt Disable bit to '1'.
|
|
|
|
* - Set machine_irq and assigned_device->machine_irq to '0'.
|
|
|
|
* * Don't bind INTx.
|
|
|
|
*
|
|
|
|
* Bind INTx(xc_domain_bind_pt_pci_irq):
|
|
|
|
* <fail>
|
|
|
|
* - Set real Interrupt Disable bit to '1'.
|
|
|
|
* - Unmap INTx.
|
|
|
|
* - Decrement xen_pt_mapped_machine_irq[machine_irq]
|
|
|
|
* - Set assigned_device->machine_irq to '0'.
|
|
|
|
*
|
|
|
|
* Write to Interrupt Disable bit by guest software(xen_pt_cmd_reg_write)
|
|
|
|
* Write '0'
|
|
|
|
* - Set real bit to '0' if assigned_device->machine_irq isn't '0'.
|
|
|
|
*
|
|
|
|
* Write '1'
|
|
|
|
* - Set real bit to '1'.
|
2012-06-21 23:42:35 +08:00
|
|
|
*
|
|
|
|
* MSI interrupt:
|
|
|
|
* Initialize MSI register(xen_pt_msi_setup, xen_pt_msi_update)
|
|
|
|
* Bind MSI(xc_domain_update_msi_irq)
|
|
|
|
* <fail>
|
|
|
|
* - Unmap MSI.
|
|
|
|
* - Set dev->msi->pirq to '-1'.
|
|
|
|
*
|
|
|
|
* MSI-X interrupt:
|
|
|
|
* Initialize MSI-X register(xen_pt_msix_update_one)
|
|
|
|
* Bind MSI-X(xc_domain_update_msi_irq)
|
|
|
|
* <fail>
|
|
|
|
* - Unmap MSI-X.
|
|
|
|
* - Set entry->pirq to '-1'.
|
2012-06-21 23:40:09 +08:00
|
|
|
*/
|
|
|
|
|
|
|
|
#include <sys/ioctl.h>
|
|
|
|
|
2013-02-04 22:40:22 +08:00
|
|
|
#include "hw/pci/pci.h"
|
2013-02-06 00:06:20 +08:00
|
|
|
#include "hw/xen/xen.h"
|
|
|
|
#include "hw/xen/xen_backend.h"
|
2013-03-19 00:36:02 +08:00
|
|
|
#include "xen_pt.h"
|
2012-12-18 01:20:00 +08:00
|
|
|
#include "qemu/range.h"
|
2012-12-18 01:19:49 +08:00
|
|
|
#include "exec/address-spaces.h"
|
2012-06-21 23:40:09 +08:00
|
|
|
|
|
|
|
#define XEN_PT_NR_IRQS (256)
|
|
|
|
static uint8_t xen_pt_mapped_machine_irq[XEN_PT_NR_IRQS] = {0};
|
|
|
|
|
|
|
|
void xen_pt_log(const PCIDevice *d, const char *f, ...)
|
|
|
|
{
|
|
|
|
va_list ap;
|
|
|
|
|
|
|
|
va_start(ap, f);
|
|
|
|
if (d) {
|
|
|
|
fprintf(stderr, "[%02x:%02x.%d] ", pci_bus_num(d->bus),
|
|
|
|
PCI_SLOT(d->devfn), PCI_FUNC(d->devfn));
|
|
|
|
}
|
|
|
|
vfprintf(stderr, f, ap);
|
|
|
|
va_end(ap);
|
|
|
|
}
|
|
|
|
|
|
|
|
/* Config Space */
|
|
|
|
|
|
|
|
static int xen_pt_pci_config_access_check(PCIDevice *d, uint32_t addr, int len)
|
|
|
|
{
|
|
|
|
/* check offset range */
|
|
|
|
if (addr >= 0xFF) {
|
|
|
|
XEN_PT_ERR(d, "Failed to access register with offset exceeding 0xFF. "
|
|
|
|
"(addr: 0x%02x, len: %d)\n", addr, len);
|
|
|
|
return -1;
|
|
|
|
}
|
|
|
|
|
|
|
|
/* check read size */
|
|
|
|
if ((len != 1) && (len != 2) && (len != 4)) {
|
|
|
|
XEN_PT_ERR(d, "Failed to access register with invalid access length. "
|
|
|
|
"(addr: 0x%02x, len: %d)\n", addr, len);
|
|
|
|
return -1;
|
|
|
|
}
|
|
|
|
|
|
|
|
/* check offset alignment */
|
|
|
|
if (addr & (len - 1)) {
|
|
|
|
XEN_PT_ERR(d, "Failed to access register with invalid access size "
|
|
|
|
"alignment. (addr: 0x%02x, len: %d)\n", addr, len);
|
|
|
|
return -1;
|
|
|
|
}
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
int xen_pt_bar_offset_to_index(uint32_t offset)
|
|
|
|
{
|
|
|
|
int index = 0;
|
|
|
|
|
|
|
|
/* check Exp ROM BAR */
|
|
|
|
if (offset == PCI_ROM_ADDRESS) {
|
|
|
|
return PCI_ROM_SLOT;
|
|
|
|
}
|
|
|
|
|
|
|
|
/* calculate BAR index */
|
|
|
|
index = (offset - PCI_BASE_ADDRESS_0) >> 2;
|
|
|
|
if (index >= PCI_NUM_REGIONS) {
|
|
|
|
return -1;
|
|
|
|
}
|
|
|
|
|
|
|
|
return index;
|
|
|
|
}
|
|
|
|
|
|
|
|
static uint32_t xen_pt_pci_read_config(PCIDevice *d, uint32_t addr, int len)
|
|
|
|
{
|
|
|
|
XenPCIPassthroughState *s = DO_UPCAST(XenPCIPassthroughState, dev, d);
|
|
|
|
uint32_t val = 0;
|
|
|
|
XenPTRegGroup *reg_grp_entry = NULL;
|
|
|
|
XenPTReg *reg_entry = NULL;
|
|
|
|
int rc = 0;
|
|
|
|
int emul_len = 0;
|
|
|
|
uint32_t find_addr = addr;
|
|
|
|
|
|
|
|
if (xen_pt_pci_config_access_check(d, addr, len)) {
|
|
|
|
goto exit;
|
|
|
|
}
|
|
|
|
|
|
|
|
/* find register group entry */
|
|
|
|
reg_grp_entry = xen_pt_find_reg_grp(s, addr);
|
|
|
|
if (reg_grp_entry) {
|
|
|
|
/* check 0-Hardwired register group */
|
|
|
|
if (reg_grp_entry->reg_grp->grp_type == XEN_PT_GRP_TYPE_HARDWIRED) {
|
|
|
|
/* no need to emulate, just return 0 */
|
|
|
|
val = 0;
|
|
|
|
goto exit;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
/* read I/O device register value */
|
|
|
|
rc = xen_host_pci_get_block(&s->real_device, addr, (uint8_t *)&val, len);
|
|
|
|
if (rc < 0) {
|
|
|
|
XEN_PT_ERR(d, "pci_read_block failed. return value: %d.\n", rc);
|
|
|
|
memset(&val, 0xff, len);
|
|
|
|
}
|
|
|
|
|
|
|
|
/* just return the I/O device register value for
|
|
|
|
* passthrough type register group */
|
|
|
|
if (reg_grp_entry == NULL) {
|
|
|
|
goto exit;
|
|
|
|
}
|
|
|
|
|
|
|
|
/* adjust the read value to appropriate CFC-CFF window */
|
|
|
|
val <<= (addr & 3) << 3;
|
|
|
|
emul_len = len;
|
|
|
|
|
|
|
|
/* loop around the guest requested size */
|
|
|
|
while (emul_len > 0) {
|
|
|
|
/* find register entry to be emulated */
|
|
|
|
reg_entry = xen_pt_find_reg(reg_grp_entry, find_addr);
|
|
|
|
if (reg_entry) {
|
|
|
|
XenPTRegInfo *reg = reg_entry->reg;
|
|
|
|
uint32_t real_offset = reg_grp_entry->base_offset + reg->offset;
|
|
|
|
uint32_t valid_mask = 0xFFFFFFFF >> ((4 - emul_len) << 3);
|
|
|
|
uint8_t *ptr_val = NULL;
|
|
|
|
|
|
|
|
valid_mask <<= (find_addr - real_offset) << 3;
|
|
|
|
ptr_val = (uint8_t *)&val + (real_offset & 3);
|
|
|
|
|
|
|
|
/* do emulation based on register size */
|
|
|
|
switch (reg->size) {
|
|
|
|
case 1:
|
|
|
|
if (reg->u.b.read) {
|
|
|
|
rc = reg->u.b.read(s, reg_entry, ptr_val, valid_mask);
|
|
|
|
}
|
|
|
|
break;
|
|
|
|
case 2:
|
|
|
|
if (reg->u.w.read) {
|
|
|
|
rc = reg->u.w.read(s, reg_entry,
|
|
|
|
(uint16_t *)ptr_val, valid_mask);
|
|
|
|
}
|
|
|
|
break;
|
|
|
|
case 4:
|
|
|
|
if (reg->u.dw.read) {
|
|
|
|
rc = reg->u.dw.read(s, reg_entry,
|
|
|
|
(uint32_t *)ptr_val, valid_mask);
|
|
|
|
}
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
|
|
|
|
if (rc < 0) {
|
|
|
|
xen_shutdown_fatal_error("Internal error: Invalid read "
|
|
|
|
"emulation. (%s, rc: %d)\n",
|
|
|
|
__func__, rc);
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
/* calculate next address to find */
|
|
|
|
emul_len -= reg->size;
|
|
|
|
if (emul_len > 0) {
|
|
|
|
find_addr = real_offset + reg->size;
|
|
|
|
}
|
|
|
|
} else {
|
|
|
|
/* nothing to do with passthrough type register,
|
|
|
|
* continue to find next byte */
|
|
|
|
emul_len--;
|
|
|
|
find_addr++;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
/* need to shift back before returning them to pci bus emulator */
|
|
|
|
val >>= ((addr & 3) << 3);
|
|
|
|
|
|
|
|
exit:
|
|
|
|
XEN_PT_LOG_CONFIG(d, addr, val, len);
|
|
|
|
return val;
|
|
|
|
}
|
|
|
|
|
|
|
|
static void xen_pt_pci_write_config(PCIDevice *d, uint32_t addr,
|
|
|
|
uint32_t val, int len)
|
|
|
|
{
|
|
|
|
XenPCIPassthroughState *s = DO_UPCAST(XenPCIPassthroughState, dev, d);
|
|
|
|
int index = 0;
|
|
|
|
XenPTRegGroup *reg_grp_entry = NULL;
|
|
|
|
int rc = 0;
|
2015-06-02 23:07:00 +08:00
|
|
|
uint32_t read_val = 0, wb_mask;
|
2012-06-21 23:40:09 +08:00
|
|
|
int emul_len = 0;
|
|
|
|
XenPTReg *reg_entry = NULL;
|
|
|
|
uint32_t find_addr = addr;
|
|
|
|
XenPTRegInfo *reg = NULL;
|
2015-06-02 23:07:01 +08:00
|
|
|
bool wp_flag = false;
|
2012-06-21 23:40:09 +08:00
|
|
|
|
|
|
|
if (xen_pt_pci_config_access_check(d, addr, len)) {
|
|
|
|
return;
|
|
|
|
}
|
|
|
|
|
|
|
|
XEN_PT_LOG_CONFIG(d, addr, val, len);
|
|
|
|
|
|
|
|
/* check unused BAR register */
|
|
|
|
index = xen_pt_bar_offset_to_index(addr);
|
2015-06-08 21:11:51 +08:00
|
|
|
if ((index >= 0) && (val != 0)) {
|
|
|
|
uint32_t chk = val;
|
|
|
|
|
|
|
|
if (index == PCI_ROM_SLOT)
|
|
|
|
chk |= (uint32_t)~PCI_ROM_ADDRESS_MASK;
|
|
|
|
|
|
|
|
if ((chk != XEN_PT_BAR_ALLF) &&
|
|
|
|
(s->bases[index].bar_flag == XEN_PT_BAR_FLAG_UNUSED)) {
|
|
|
|
XEN_PT_WARN(d, "Guest attempt to set address to unused "
|
|
|
|
"Base Address Register. (addr: 0x%02x, len: %d)\n",
|
|
|
|
addr, len);
|
|
|
|
}
|
2012-06-21 23:40:09 +08:00
|
|
|
}
|
|
|
|
|
|
|
|
/* find register group entry */
|
|
|
|
reg_grp_entry = xen_pt_find_reg_grp(s, addr);
|
|
|
|
if (reg_grp_entry) {
|
|
|
|
/* check 0-Hardwired register group */
|
|
|
|
if (reg_grp_entry->reg_grp->grp_type == XEN_PT_GRP_TYPE_HARDWIRED) {
|
|
|
|
/* ignore silently */
|
|
|
|
XEN_PT_WARN(d, "Access to 0-Hardwired register. "
|
|
|
|
"(addr: 0x%02x, len: %d)\n", addr, len);
|
|
|
|
return;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
rc = xen_host_pci_get_block(&s->real_device, addr,
|
|
|
|
(uint8_t *)&read_val, len);
|
|
|
|
if (rc < 0) {
|
|
|
|
XEN_PT_ERR(d, "pci_read_block failed. return value: %d.\n", rc);
|
|
|
|
memset(&read_val, 0xff, len);
|
2015-06-02 23:07:00 +08:00
|
|
|
wb_mask = 0;
|
|
|
|
} else {
|
|
|
|
wb_mask = 0xFFFFFFFF >> ((4 - len) << 3);
|
2012-06-21 23:40:09 +08:00
|
|
|
}
|
|
|
|
|
|
|
|
/* pass directly to the real device for passthrough type register group */
|
|
|
|
if (reg_grp_entry == NULL) {
|
2015-06-02 23:07:01 +08:00
|
|
|
if (!s->permissive) {
|
|
|
|
wb_mask = 0;
|
|
|
|
wp_flag = true;
|
|
|
|
}
|
2012-06-21 23:40:09 +08:00
|
|
|
goto out;
|
|
|
|
}
|
|
|
|
|
|
|
|
memory_region_transaction_begin();
|
|
|
|
pci_default_write_config(d, addr, val, len);
|
|
|
|
|
|
|
|
/* adjust the read and write value to appropriate CFC-CFF window */
|
|
|
|
read_val <<= (addr & 3) << 3;
|
|
|
|
val <<= (addr & 3) << 3;
|
|
|
|
emul_len = len;
|
|
|
|
|
|
|
|
/* loop around the guest requested size */
|
|
|
|
while (emul_len > 0) {
|
|
|
|
/* find register entry to be emulated */
|
|
|
|
reg_entry = xen_pt_find_reg(reg_grp_entry, find_addr);
|
|
|
|
if (reg_entry) {
|
|
|
|
reg = reg_entry->reg;
|
|
|
|
uint32_t real_offset = reg_grp_entry->base_offset + reg->offset;
|
|
|
|
uint32_t valid_mask = 0xFFFFFFFF >> ((4 - emul_len) << 3);
|
|
|
|
uint8_t *ptr_val = NULL;
|
2015-06-02 23:07:01 +08:00
|
|
|
uint32_t wp_mask = reg->emu_mask | reg->ro_mask;
|
2012-06-21 23:40:09 +08:00
|
|
|
|
|
|
|
valid_mask <<= (find_addr - real_offset) << 3;
|
|
|
|
ptr_val = (uint8_t *)&val + (real_offset & 3);
|
2015-06-02 23:07:01 +08:00
|
|
|
if (!s->permissive) {
|
|
|
|
wp_mask |= reg->res_mask;
|
|
|
|
}
|
|
|
|
if (wp_mask == (0xFFFFFFFF >> ((4 - reg->size) << 3))) {
|
|
|
|
wb_mask &= ~((wp_mask >> ((find_addr - real_offset) << 3))
|
2015-06-02 23:07:00 +08:00
|
|
|
<< ((len - emul_len) << 3));
|
|
|
|
}
|
2012-06-21 23:40:09 +08:00
|
|
|
|
|
|
|
/* do emulation based on register size */
|
|
|
|
switch (reg->size) {
|
|
|
|
case 1:
|
|
|
|
if (reg->u.b.write) {
|
|
|
|
rc = reg->u.b.write(s, reg_entry, ptr_val,
|
|
|
|
read_val >> ((real_offset & 3) << 3),
|
|
|
|
valid_mask);
|
|
|
|
}
|
|
|
|
break;
|
|
|
|
case 2:
|
|
|
|
if (reg->u.w.write) {
|
|
|
|
rc = reg->u.w.write(s, reg_entry, (uint16_t *)ptr_val,
|
|
|
|
(read_val >> ((real_offset & 3) << 3)),
|
|
|
|
valid_mask);
|
|
|
|
}
|
|
|
|
break;
|
|
|
|
case 4:
|
|
|
|
if (reg->u.dw.write) {
|
|
|
|
rc = reg->u.dw.write(s, reg_entry, (uint32_t *)ptr_val,
|
|
|
|
(read_val >> ((real_offset & 3) << 3)),
|
|
|
|
valid_mask);
|
|
|
|
}
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
|
|
|
|
if (rc < 0) {
|
|
|
|
xen_shutdown_fatal_error("Internal error: Invalid write"
|
|
|
|
" emulation. (%s, rc: %d)\n",
|
|
|
|
__func__, rc);
|
|
|
|
return;
|
|
|
|
}
|
|
|
|
|
|
|
|
/* calculate next address to find */
|
|
|
|
emul_len -= reg->size;
|
|
|
|
if (emul_len > 0) {
|
|
|
|
find_addr = real_offset + reg->size;
|
|
|
|
}
|
|
|
|
} else {
|
|
|
|
/* nothing to do with passthrough type register,
|
|
|
|
* continue to find next byte */
|
2015-06-02 23:07:01 +08:00
|
|
|
if (!s->permissive) {
|
|
|
|
wb_mask &= ~(0xff << ((len - emul_len) << 3));
|
|
|
|
/* Unused BARs will make it here, but we don't want to issue
|
|
|
|
* warnings for writes to them (bogus writes get dealt with
|
|
|
|
* above).
|
|
|
|
*/
|
|
|
|
if (index < 0) {
|
|
|
|
wp_flag = true;
|
|
|
|
}
|
|
|
|
}
|
2012-06-21 23:40:09 +08:00
|
|
|
emul_len--;
|
|
|
|
find_addr++;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
/* need to shift back before passing them to xen_host_pci_device */
|
|
|
|
val >>= (addr & 3) << 3;
|
|
|
|
|
|
|
|
memory_region_transaction_commit();
|
|
|
|
|
|
|
|
out:
|
2015-06-02 23:07:01 +08:00
|
|
|
if (wp_flag && !s->permissive_warned) {
|
|
|
|
s->permissive_warned = true;
|
|
|
|
xen_pt_log(d, "Write-back to unknown field 0x%02x (partially) inhibited (0x%0*x)\n",
|
|
|
|
addr, len * 2, wb_mask);
|
|
|
|
xen_pt_log(d, "If the device doesn't work, try enabling permissive mode\n");
|
|
|
|
xen_pt_log(d, "(unsafe) and if it helps report the problem to xen-devel\n");
|
|
|
|
}
|
2015-06-02 23:07:00 +08:00
|
|
|
for (index = 0; wb_mask; index += len) {
|
2012-06-21 23:40:09 +08:00
|
|
|
/* unknown regs are passed through */
|
2015-06-02 23:07:00 +08:00
|
|
|
while (!(wb_mask & 0xff)) {
|
|
|
|
index++;
|
|
|
|
wb_mask >>= 8;
|
|
|
|
}
|
|
|
|
len = 0;
|
|
|
|
do {
|
|
|
|
len++;
|
|
|
|
wb_mask >>= 8;
|
|
|
|
} while (wb_mask & 0xff);
|
|
|
|
rc = xen_host_pci_set_block(&s->real_device, addr + index,
|
|
|
|
(uint8_t *)&val + index, len);
|
2012-06-21 23:40:09 +08:00
|
|
|
|
|
|
|
if (rc < 0) {
|
|
|
|
XEN_PT_ERR(d, "pci_write_block failed. return value: %d.\n", rc);
|
|
|
|
}
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
/* register regions */
|
|
|
|
|
2012-10-23 18:30:10 +08:00
|
|
|
static uint64_t xen_pt_bar_read(void *o, hwaddr addr,
|
2012-06-21 23:40:09 +08:00
|
|
|
unsigned size)
|
|
|
|
{
|
|
|
|
PCIDevice *d = o;
|
|
|
|
/* if this function is called, that probably means that there is a
|
|
|
|
* misconfiguration of the IOMMU. */
|
|
|
|
XEN_PT_ERR(d, "Should not read BAR through QEMU. @0x"TARGET_FMT_plx"\n",
|
|
|
|
addr);
|
|
|
|
return 0;
|
|
|
|
}
|
2012-10-23 18:30:10 +08:00
|
|
|
static void xen_pt_bar_write(void *o, hwaddr addr, uint64_t val,
|
2012-06-21 23:40:09 +08:00
|
|
|
unsigned size)
|
|
|
|
{
|
|
|
|
PCIDevice *d = o;
|
|
|
|
/* Same comment as xen_pt_bar_read function */
|
|
|
|
XEN_PT_ERR(d, "Should not write BAR through QEMU. @0x"TARGET_FMT_plx"\n",
|
|
|
|
addr);
|
|
|
|
}
|
|
|
|
|
|
|
|
static const MemoryRegionOps ops = {
|
|
|
|
.endianness = DEVICE_NATIVE_ENDIAN,
|
|
|
|
.read = xen_pt_bar_read,
|
|
|
|
.write = xen_pt_bar_write,
|
|
|
|
};
|
|
|
|
|
2015-03-31 22:18:03 +08:00
|
|
|
static int xen_pt_register_regions(XenPCIPassthroughState *s, uint16_t *cmd)
|
2012-06-21 23:40:09 +08:00
|
|
|
{
|
|
|
|
int i = 0;
|
|
|
|
XenHostPCIDevice *d = &s->real_device;
|
|
|
|
|
|
|
|
/* Register PIO/MMIO BARs */
|
|
|
|
for (i = 0; i < PCI_ROM_SLOT; i++) {
|
|
|
|
XenHostPCIIORegion *r = &d->io_regions[i];
|
|
|
|
uint8_t type;
|
|
|
|
|
|
|
|
if (r->base_addr == 0 || r->size == 0) {
|
|
|
|
continue;
|
|
|
|
}
|
|
|
|
|
|
|
|
s->bases[i].access.u = r->base_addr;
|
|
|
|
|
|
|
|
if (r->type & XEN_HOST_PCI_REGION_TYPE_IO) {
|
|
|
|
type = PCI_BASE_ADDRESS_SPACE_IO;
|
2015-03-31 22:18:03 +08:00
|
|
|
*cmd |= PCI_COMMAND_IO;
|
2012-06-21 23:40:09 +08:00
|
|
|
} else {
|
|
|
|
type = PCI_BASE_ADDRESS_SPACE_MEMORY;
|
|
|
|
if (r->type & XEN_HOST_PCI_REGION_TYPE_PREFETCH) {
|
|
|
|
type |= PCI_BASE_ADDRESS_MEM_PREFETCH;
|
|
|
|
}
|
2012-10-03 21:46:23 +08:00
|
|
|
if (r->type & XEN_HOST_PCI_REGION_TYPE_MEM_64) {
|
|
|
|
type |= PCI_BASE_ADDRESS_MEM_TYPE_64;
|
|
|
|
}
|
2015-03-31 22:18:03 +08:00
|
|
|
*cmd |= PCI_COMMAND_MEMORY;
|
2012-06-21 23:40:09 +08:00
|
|
|
}
|
|
|
|
|
2013-06-07 09:25:08 +08:00
|
|
|
memory_region_init_io(&s->bar[i], OBJECT(s), &ops, &s->dev,
|
2012-06-21 23:40:09 +08:00
|
|
|
"xen-pci-pt-bar", r->size);
|
|
|
|
pci_register_bar(&s->dev, i, type, &s->bar[i]);
|
|
|
|
|
2014-01-10 23:52:54 +08:00
|
|
|
XEN_PT_LOG(&s->dev, "IO region %i registered (size=0x%08"PRIx64
|
|
|
|
" base_addr=0x%08"PRIx64" type: %#x)\n",
|
2012-06-21 23:40:09 +08:00
|
|
|
i, r->size, r->base_addr, type);
|
|
|
|
}
|
|
|
|
|
|
|
|
/* Register expansion ROM address */
|
|
|
|
if (d->rom.base_addr && d->rom.size) {
|
|
|
|
uint32_t bar_data = 0;
|
|
|
|
|
|
|
|
/* Re-set BAR reported by OS, otherwise ROM can't be read. */
|
|
|
|
if (xen_host_pci_get_long(d, PCI_ROM_ADDRESS, &bar_data)) {
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
if ((bar_data & PCI_ROM_ADDRESS_MASK) == 0) {
|
|
|
|
bar_data |= d->rom.base_addr & PCI_ROM_ADDRESS_MASK;
|
|
|
|
xen_host_pci_set_long(d, PCI_ROM_ADDRESS, bar_data);
|
|
|
|
}
|
|
|
|
|
|
|
|
s->bases[PCI_ROM_SLOT].access.maddr = d->rom.base_addr;
|
|
|
|
|
2014-01-10 23:56:33 +08:00
|
|
|
memory_region_init_io(&s->rom, OBJECT(s), &ops, &s->dev,
|
|
|
|
"xen-pci-pt-rom", d->rom.size);
|
2012-06-21 23:40:09 +08:00
|
|
|
pci_register_bar(&s->dev, PCI_ROM_SLOT, PCI_BASE_ADDRESS_MEM_PREFETCH,
|
|
|
|
&s->rom);
|
|
|
|
|
|
|
|
XEN_PT_LOG(&s->dev, "Expansion ROM registered (size=0x%08"PRIx64
|
|
|
|
" base_addr=0x%08"PRIx64")\n",
|
|
|
|
d->rom.size, d->rom.base_addr);
|
|
|
|
}
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
/* region mapping */
|
|
|
|
|
|
|
|
static int xen_pt_bar_from_region(XenPCIPassthroughState *s, MemoryRegion *mr)
|
|
|
|
{
|
|
|
|
int i = 0;
|
|
|
|
|
|
|
|
for (i = 0; i < PCI_NUM_REGIONS - 1; i++) {
|
|
|
|
if (mr == &s->bar[i]) {
|
|
|
|
return i;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
if (mr == &s->rom) {
|
|
|
|
return PCI_ROM_SLOT;
|
|
|
|
}
|
|
|
|
return -1;
|
|
|
|
}
|
|
|
|
|
|
|
|
/*
|
|
|
|
* This function checks if an io_region overlaps an io_region from another
|
|
|
|
* device. The io_region to check is provided with (addr, size and type)
|
|
|
|
* A callback can be provided and will be called for every region that is
|
|
|
|
* overlapped.
|
|
|
|
* The return value indicates if the region is overlappsed */
|
|
|
|
struct CheckBarArgs {
|
|
|
|
XenPCIPassthroughState *s;
|
|
|
|
pcibus_t addr;
|
|
|
|
pcibus_t size;
|
|
|
|
uint8_t type;
|
|
|
|
bool rc;
|
|
|
|
};
|
|
|
|
static void xen_pt_check_bar_overlap(PCIBus *bus, PCIDevice *d, void *opaque)
|
|
|
|
{
|
|
|
|
struct CheckBarArgs *arg = opaque;
|
|
|
|
XenPCIPassthroughState *s = arg->s;
|
|
|
|
uint8_t type = arg->type;
|
|
|
|
int i;
|
|
|
|
|
|
|
|
if (d->devfn == s->dev.devfn) {
|
|
|
|
return;
|
|
|
|
}
|
|
|
|
|
|
|
|
/* xxx: This ignores bridges. */
|
|
|
|
for (i = 0; i < PCI_NUM_REGIONS; i++) {
|
|
|
|
const PCIIORegion *r = &d->io_regions[i];
|
|
|
|
|
|
|
|
if (!r->size) {
|
|
|
|
continue;
|
|
|
|
}
|
|
|
|
if ((type & PCI_BASE_ADDRESS_SPACE_IO)
|
|
|
|
!= (r->type & PCI_BASE_ADDRESS_SPACE_IO)) {
|
|
|
|
continue;
|
|
|
|
}
|
|
|
|
|
|
|
|
if (ranges_overlap(arg->addr, arg->size, r->addr, r->size)) {
|
|
|
|
XEN_PT_WARN(&s->dev,
|
|
|
|
"Overlapped to device [%02x:%02x.%d] Region: %i"
|
|
|
|
" (addr: %#"FMT_PCIBUS", len: %#"FMT_PCIBUS")\n",
|
|
|
|
pci_bus_num(bus), PCI_SLOT(d->devfn),
|
|
|
|
PCI_FUNC(d->devfn), i, r->addr, r->size);
|
|
|
|
arg->rc = true;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
static void xen_pt_region_update(XenPCIPassthroughState *s,
|
|
|
|
MemoryRegionSection *sec, bool adding)
|
|
|
|
{
|
|
|
|
PCIDevice *d = &s->dev;
|
|
|
|
MemoryRegion *mr = sec->mr;
|
|
|
|
int bar = -1;
|
|
|
|
int rc;
|
|
|
|
int op = adding ? DPCI_ADD_MAPPING : DPCI_REMOVE_MAPPING;
|
|
|
|
struct CheckBarArgs args = {
|
|
|
|
.s = s,
|
|
|
|
.addr = sec->offset_within_address_space,
|
2013-05-27 16:08:27 +08:00
|
|
|
.size = int128_get64(sec->size),
|
2012-06-21 23:40:09 +08:00
|
|
|
.rc = false,
|
|
|
|
};
|
|
|
|
|
|
|
|
bar = xen_pt_bar_from_region(s, mr);
|
2012-06-21 23:42:35 +08:00
|
|
|
if (bar == -1 && (!s->msix || &s->msix->mmio != mr)) {
|
|
|
|
return;
|
|
|
|
}
|
|
|
|
|
|
|
|
if (s->msix && &s->msix->mmio == mr) {
|
|
|
|
if (adding) {
|
|
|
|
s->msix->mmio_base_addr = sec->offset_within_address_space;
|
|
|
|
rc = xen_pt_msix_update_remap(s, s->msix->bar_index);
|
|
|
|
}
|
2012-06-21 23:40:09 +08:00
|
|
|
return;
|
|
|
|
}
|
|
|
|
|
|
|
|
args.type = d->io_regions[bar].type;
|
|
|
|
pci_for_each_device(d->bus, pci_bus_num(d->bus),
|
|
|
|
xen_pt_check_bar_overlap, &args);
|
|
|
|
if (args.rc) {
|
|
|
|
XEN_PT_WARN(d, "Region: %d (addr: %#"FMT_PCIBUS
|
|
|
|
", len: %#"FMT_PCIBUS") is overlapped.\n",
|
2013-10-14 20:53:53 +08:00
|
|
|
bar, sec->offset_within_address_space,
|
|
|
|
int128_get64(sec->size));
|
2012-06-21 23:40:09 +08:00
|
|
|
}
|
|
|
|
|
|
|
|
if (d->io_regions[bar].type & PCI_BASE_ADDRESS_SPACE_IO) {
|
|
|
|
uint32_t guest_port = sec->offset_within_address_space;
|
|
|
|
uint32_t machine_port = s->bases[bar].access.pio_base;
|
2013-05-27 16:08:27 +08:00
|
|
|
uint32_t size = int128_get64(sec->size);
|
2012-06-21 23:40:09 +08:00
|
|
|
rc = xc_domain_ioport_mapping(xen_xc, xen_domid,
|
|
|
|
guest_port, machine_port, size,
|
|
|
|
op);
|
|
|
|
if (rc) {
|
|
|
|
XEN_PT_ERR(d, "%s ioport mapping failed! (rc: %i)\n",
|
|
|
|
adding ? "create new" : "remove old", rc);
|
|
|
|
}
|
|
|
|
} else {
|
|
|
|
pcibus_t guest_addr = sec->offset_within_address_space;
|
|
|
|
pcibus_t machine_addr = s->bases[bar].access.maddr
|
|
|
|
+ sec->offset_within_region;
|
2013-05-27 16:08:27 +08:00
|
|
|
pcibus_t size = int128_get64(sec->size);
|
2012-06-21 23:40:09 +08:00
|
|
|
rc = xc_domain_memory_mapping(xen_xc, xen_domid,
|
|
|
|
XEN_PFN(guest_addr + XC_PAGE_SIZE - 1),
|
|
|
|
XEN_PFN(machine_addr + XC_PAGE_SIZE - 1),
|
|
|
|
XEN_PFN(size + XC_PAGE_SIZE - 1),
|
|
|
|
op);
|
|
|
|
if (rc) {
|
|
|
|
XEN_PT_ERR(d, "%s mem mapping failed! (rc: %i)\n",
|
|
|
|
adding ? "create new" : "remove old", rc);
|
|
|
|
}
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
static void xen_pt_region_add(MemoryListener *l, MemoryRegionSection *sec)
|
|
|
|
{
|
|
|
|
XenPCIPassthroughState *s = container_of(l, XenPCIPassthroughState,
|
|
|
|
memory_listener);
|
|
|
|
|
2013-05-06 16:46:11 +08:00
|
|
|
memory_region_ref(sec->mr);
|
2012-06-21 23:40:09 +08:00
|
|
|
xen_pt_region_update(s, sec, true);
|
|
|
|
}
|
|
|
|
|
|
|
|
static void xen_pt_region_del(MemoryListener *l, MemoryRegionSection *sec)
|
|
|
|
{
|
|
|
|
XenPCIPassthroughState *s = container_of(l, XenPCIPassthroughState,
|
|
|
|
memory_listener);
|
|
|
|
|
|
|
|
xen_pt_region_update(s, sec, false);
|
2013-05-06 16:46:11 +08:00
|
|
|
memory_region_unref(sec->mr);
|
2012-06-21 23:40:09 +08:00
|
|
|
}
|
|
|
|
|
2012-10-01 04:21:11 +08:00
|
|
|
static void xen_pt_io_region_add(MemoryListener *l, MemoryRegionSection *sec)
|
|
|
|
{
|
|
|
|
XenPCIPassthroughState *s = container_of(l, XenPCIPassthroughState,
|
|
|
|
io_listener);
|
|
|
|
|
2013-05-06 16:46:11 +08:00
|
|
|
memory_region_ref(sec->mr);
|
2012-10-01 04:21:11 +08:00
|
|
|
xen_pt_region_update(s, sec, true);
|
|
|
|
}
|
|
|
|
|
|
|
|
static void xen_pt_io_region_del(MemoryListener *l, MemoryRegionSection *sec)
|
|
|
|
{
|
|
|
|
XenPCIPassthroughState *s = container_of(l, XenPCIPassthroughState,
|
|
|
|
io_listener);
|
|
|
|
|
|
|
|
xen_pt_region_update(s, sec, false);
|
2013-05-06 16:46:11 +08:00
|
|
|
memory_region_unref(sec->mr);
|
2012-10-01 04:21:11 +08:00
|
|
|
}
|
|
|
|
|
2012-06-21 23:40:09 +08:00
|
|
|
static const MemoryListener xen_pt_memory_listener = {
|
|
|
|
.region_add = xen_pt_region_add,
|
|
|
|
.region_del = xen_pt_region_del,
|
|
|
|
.priority = 10,
|
|
|
|
};
|
|
|
|
|
2012-10-01 04:21:11 +08:00
|
|
|
static const MemoryListener xen_pt_io_listener = {
|
|
|
|
.region_add = xen_pt_io_region_add,
|
|
|
|
.region_del = xen_pt_io_region_del,
|
|
|
|
.priority = 10,
|
|
|
|
};
|
|
|
|
|
2012-06-21 23:40:09 +08:00
|
|
|
/* init */
|
|
|
|
|
|
|
|
static int xen_pt_initfn(PCIDevice *d)
|
|
|
|
{
|
|
|
|
XenPCIPassthroughState *s = DO_UPCAST(XenPCIPassthroughState, dev, d);
|
|
|
|
int rc = 0;
|
|
|
|
uint8_t machine_irq = 0;
|
2015-03-31 22:18:03 +08:00
|
|
|
uint16_t cmd = 0;
|
2012-06-21 23:40:09 +08:00
|
|
|
int pirq = XEN_PT_UNASSIGNED_PIRQ;
|
|
|
|
|
|
|
|
/* register real device */
|
|
|
|
XEN_PT_LOG(d, "Assigning real physical device %02x:%02x.%d"
|
|
|
|
" to devfn %#x\n",
|
|
|
|
s->hostaddr.bus, s->hostaddr.slot, s->hostaddr.function,
|
|
|
|
s->dev.devfn);
|
|
|
|
|
|
|
|
rc = xen_host_pci_device_get(&s->real_device,
|
|
|
|
s->hostaddr.domain, s->hostaddr.bus,
|
|
|
|
s->hostaddr.slot, s->hostaddr.function);
|
|
|
|
if (rc) {
|
|
|
|
XEN_PT_ERR(d, "Failed to \"open\" the real pci device. rc: %i\n", rc);
|
|
|
|
return -1;
|
|
|
|
}
|
|
|
|
|
|
|
|
s->is_virtfn = s->real_device.is_virtfn;
|
|
|
|
if (s->is_virtfn) {
|
|
|
|
XEN_PT_LOG(d, "%04x:%02x:%02x.%d is a SR-IOV Virtual Function\n",
|
2012-12-17 19:37:43 +08:00
|
|
|
s->real_device.domain, s->real_device.bus,
|
|
|
|
s->real_device.dev, s->real_device.func);
|
2012-06-21 23:40:09 +08:00
|
|
|
}
|
|
|
|
|
|
|
|
/* Initialize virtualized PCI configuration (Extended 256 Bytes) */
|
|
|
|
if (xen_host_pci_get_block(&s->real_device, 0, d->config,
|
|
|
|
PCI_CONFIG_SPACE_SIZE) == -1) {
|
|
|
|
xen_host_pci_device_put(&s->real_device);
|
|
|
|
return -1;
|
|
|
|
}
|
|
|
|
|
|
|
|
s->memory_listener = xen_pt_memory_listener;
|
2012-10-01 04:21:11 +08:00
|
|
|
s->io_listener = xen_pt_io_listener;
|
2012-06-21 23:40:09 +08:00
|
|
|
|
|
|
|
/* Handle real device's MMIO/PIO BARs */
|
2015-03-31 22:18:03 +08:00
|
|
|
xen_pt_register_regions(s, &cmd);
|
2012-06-21 23:40:09 +08:00
|
|
|
|
2012-06-21 23:40:48 +08:00
|
|
|
/* reinitialize each config register to be emulated */
|
|
|
|
if (xen_pt_config_init(s)) {
|
|
|
|
XEN_PT_ERR(d, "PCI Config space initialisation failed.\n");
|
|
|
|
xen_host_pci_device_put(&s->real_device);
|
|
|
|
return -1;
|
|
|
|
}
|
|
|
|
|
2012-06-21 23:40:09 +08:00
|
|
|
/* Bind interrupt */
|
|
|
|
if (!s->dev.config[PCI_INTERRUPT_PIN]) {
|
|
|
|
XEN_PT_LOG(d, "no pin interrupt\n");
|
|
|
|
goto out;
|
|
|
|
}
|
|
|
|
|
|
|
|
machine_irq = s->real_device.irq;
|
|
|
|
rc = xc_physdev_map_pirq(xen_xc, xen_domid, machine_irq, &pirq);
|
|
|
|
|
|
|
|
if (rc < 0) {
|
|
|
|
XEN_PT_ERR(d, "Mapping machine irq %u to pirq %i failed, (rc: %d)\n",
|
|
|
|
machine_irq, pirq, rc);
|
|
|
|
|
|
|
|
/* Disable PCI intx assertion (turn on bit10 of devctl) */
|
2015-05-15 20:46:11 +08:00
|
|
|
cmd |= PCI_COMMAND_INTX_DISABLE;
|
2012-06-21 23:40:09 +08:00
|
|
|
machine_irq = 0;
|
|
|
|
s->machine_irq = 0;
|
|
|
|
} else {
|
|
|
|
machine_irq = pirq;
|
|
|
|
s->machine_irq = pirq;
|
|
|
|
xen_pt_mapped_machine_irq[machine_irq]++;
|
|
|
|
}
|
|
|
|
|
|
|
|
/* bind machine_irq to device */
|
|
|
|
if (machine_irq != 0) {
|
|
|
|
uint8_t e_intx = xen_pt_pci_intx(s);
|
|
|
|
|
|
|
|
rc = xc_domain_bind_pt_pci_irq(xen_xc, xen_domid, machine_irq,
|
|
|
|
pci_bus_num(d->bus),
|
|
|
|
PCI_SLOT(d->devfn),
|
|
|
|
e_intx);
|
|
|
|
if (rc < 0) {
|
|
|
|
XEN_PT_ERR(d, "Binding of interrupt %i failed! (rc: %d)\n",
|
|
|
|
e_intx, rc);
|
|
|
|
|
|
|
|
/* Disable PCI intx assertion (turn on bit10 of devctl) */
|
2015-05-15 20:46:11 +08:00
|
|
|
cmd |= PCI_COMMAND_INTX_DISABLE;
|
2012-06-21 23:40:09 +08:00
|
|
|
xen_pt_mapped_machine_irq[machine_irq]--;
|
|
|
|
|
|
|
|
if (xen_pt_mapped_machine_irq[machine_irq] == 0) {
|
|
|
|
if (xc_physdev_unmap_pirq(xen_xc, xen_domid, machine_irq)) {
|
|
|
|
XEN_PT_ERR(d, "Unmapping of machine interrupt %i failed!"
|
|
|
|
" (rc: %d)\n", machine_irq, rc);
|
|
|
|
}
|
|
|
|
}
|
|
|
|
s->machine_irq = 0;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
out:
|
2015-03-31 22:18:03 +08:00
|
|
|
if (cmd) {
|
|
|
|
xen_host_pci_set_word(&s->real_device, PCI_COMMAND,
|
|
|
|
pci_get_word(d->config + PCI_COMMAND) | cmd);
|
|
|
|
}
|
|
|
|
|
2015-01-13 10:40:53 +08:00
|
|
|
memory_listener_register(&s->memory_listener, &s->dev.bus_master_as);
|
2012-10-03 02:13:51 +08:00
|
|
|
memory_listener_register(&s->io_listener, &address_space_io);
|
2013-07-25 01:48:56 +08:00
|
|
|
XEN_PT_LOG(d,
|
|
|
|
"Real physical device %02x:%02x.%d registered successfully!\n",
|
2012-12-17 19:37:43 +08:00
|
|
|
s->hostaddr.bus, s->hostaddr.slot, s->hostaddr.function);
|
2012-06-21 23:40:09 +08:00
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
2012-08-01 18:19:09 +08:00
|
|
|
static void xen_pt_unregister_device(PCIDevice *d)
|
2012-06-21 23:40:09 +08:00
|
|
|
{
|
|
|
|
XenPCIPassthroughState *s = DO_UPCAST(XenPCIPassthroughState, dev, d);
|
|
|
|
uint8_t machine_irq = s->machine_irq;
|
|
|
|
uint8_t intx = xen_pt_pci_intx(s);
|
|
|
|
int rc;
|
|
|
|
|
|
|
|
if (machine_irq) {
|
|
|
|
rc = xc_domain_unbind_pt_irq(xen_xc, xen_domid, machine_irq,
|
|
|
|
PT_IRQ_TYPE_PCI,
|
|
|
|
pci_bus_num(d->bus),
|
|
|
|
PCI_SLOT(s->dev.devfn),
|
|
|
|
intx,
|
|
|
|
0 /* isa_irq */);
|
|
|
|
if (rc < 0) {
|
|
|
|
XEN_PT_ERR(d, "unbinding of interrupt INT%c failed."
|
|
|
|
" (machine irq: %i, rc: %d)"
|
|
|
|
" But bravely continuing on..\n",
|
|
|
|
'a' + intx, machine_irq, rc);
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2012-06-21 23:42:35 +08:00
|
|
|
if (s->msi) {
|
|
|
|
xen_pt_msi_disable(s);
|
|
|
|
}
|
|
|
|
if (s->msix) {
|
|
|
|
xen_pt_msix_disable(s);
|
|
|
|
}
|
|
|
|
|
2012-06-21 23:40:09 +08:00
|
|
|
if (machine_irq) {
|
|
|
|
xen_pt_mapped_machine_irq[machine_irq]--;
|
|
|
|
|
|
|
|
if (xen_pt_mapped_machine_irq[machine_irq] == 0) {
|
|
|
|
rc = xc_physdev_unmap_pirq(xen_xc, xen_domid, machine_irq);
|
|
|
|
|
|
|
|
if (rc < 0) {
|
|
|
|
XEN_PT_ERR(d, "unmapping of interrupt %i failed. (rc: %d)"
|
|
|
|
" But bravely continuing on..\n",
|
|
|
|
machine_irq, rc);
|
|
|
|
}
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2012-06-21 23:40:48 +08:00
|
|
|
/* delete all emulated config registers */
|
|
|
|
xen_pt_config_delete(s);
|
|
|
|
|
2012-06-21 23:40:09 +08:00
|
|
|
memory_listener_unregister(&s->memory_listener);
|
2012-10-01 04:21:11 +08:00
|
|
|
memory_listener_unregister(&s->io_listener);
|
2012-06-21 23:40:09 +08:00
|
|
|
|
|
|
|
xen_host_pci_device_put(&s->real_device);
|
|
|
|
}
|
|
|
|
|
|
|
|
static Property xen_pci_passthrough_properties[] = {
|
|
|
|
DEFINE_PROP_PCI_HOST_DEVADDR("hostaddr", XenPCIPassthroughState, hostaddr),
|
2015-06-02 23:07:01 +08:00
|
|
|
DEFINE_PROP_BOOL("permissive", XenPCIPassthroughState, permissive, false),
|
2012-06-21 23:40:09 +08:00
|
|
|
DEFINE_PROP_END_OF_LIST(),
|
|
|
|
};
|
|
|
|
|
|
|
|
static void xen_pci_passthrough_class_init(ObjectClass *klass, void *data)
|
|
|
|
{
|
|
|
|
DeviceClass *dc = DEVICE_CLASS(klass);
|
|
|
|
PCIDeviceClass *k = PCI_DEVICE_CLASS(klass);
|
|
|
|
|
|
|
|
k->init = xen_pt_initfn;
|
|
|
|
k->exit = xen_pt_unregister_device;
|
|
|
|
k->config_read = xen_pt_pci_read_config;
|
|
|
|
k->config_write = xen_pt_pci_write_config;
|
2013-07-29 22:17:45 +08:00
|
|
|
set_bit(DEVICE_CATEGORY_MISC, dc->categories);
|
2012-06-21 23:40:09 +08:00
|
|
|
dc->desc = "Assign an host PCI device with Xen";
|
|
|
|
dc->props = xen_pci_passthrough_properties;
|
|
|
|
};
|
|
|
|
|
2013-01-10 23:19:07 +08:00
|
|
|
static const TypeInfo xen_pci_passthrough_info = {
|
2012-06-21 23:40:09 +08:00
|
|
|
.name = "xen-pci-passthrough",
|
|
|
|
.parent = TYPE_PCI_DEVICE,
|
|
|
|
.instance_size = sizeof(XenPCIPassthroughState),
|
|
|
|
.class_init = xen_pci_passthrough_class_init,
|
|
|
|
};
|
|
|
|
|
|
|
|
static void xen_pci_passthrough_register_types(void)
|
|
|
|
{
|
|
|
|
type_register_static(&xen_pci_passthrough_info);
|
|
|
|
}
|
|
|
|
|
|
|
|
type_init(xen_pci_passthrough_register_types)
|